鍣ㄤ欢椤�(l猫i)鍨嬶細FPGA
銆�銆�绯诲垪锛歏irtex-7
銆�銆�宸ヨ棟鍒剁▼锛�28nm
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛氱磩 260 钀�(w脿n)鍊�(g猫)鏌ユ壘琛� (LUT)
銆�銆�瀵勫瓨鍣ㄦ暩(sh霉)閲忥細绱� 520 钀�(w脿n)鍊�(g猫)
銆�銆�BRAM 瀹归噺锛�2340 KB
銆�銆�DSP Slice 鏁�(sh霉)閲忥細2880 鍊�(g猫)
銆�銆�閰嶇疆妯″紡锛歋lave Serial, Master Parallel, Slave Parallel
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�1032
銆�銆�灏佽�濋��(l猫i)鍨嬶細FFG1927
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�鏍稿績闆诲�擄��1.0V

XC7VX415T-1FF1927I 鎻愪緵浜嗛潪甯搁珮鐨勯倧杓�瀵嗗害鍜岃睈瀵岀殑纭�浠惰硣婧�銆傚畠鏀�鎸侀珮閬�(d谩) 14.1 Gbps 鐨� GTX 鏀剁櫦(f膩)鍣ㄩ�熺巼锛屽苟涓旈泦鎴愪簡 PCIe Gen3 妯″�婏紝渚夸簬鑸囧�栭儴瑷�(sh猫)鍌欓��(j矛n)琛岄珮閫熶簰鑱�(li谩n)銆�
銆�銆�瑭茶姱鐗囬倓鍖呭惈澶ч噺鐨� DSP Slice锛屽彲楂樻晥瀵�(sh铆)鐝�(xi脿n)淇¤櫉(h脿o)铏曠悊绠楁硶銆�
銆�銆�姝ゅ�栵紝鍏堕潏娲荤殑鏅�(sh铆)閻樼�＄悊妯″�婏紙MMCM 鍜� PLL锛変娇寰楄ō(sh猫)瑷�(j矛)鑰呭彲浠ョ簿纰烘帶鍒舵檪(sh铆)閻橀牷鐜囧拰鐩镐綅銆�
銆�銆�Virtex-7 绯诲垪閭勬敮鎸侀儴鍒嗛噸閰嶇疆鍔熻兘锛屽厑瑷卞湪閬�(y霉n)琛屾檪(sh铆)鍕�(d貌ng)鎱�(t脿i)淇�鏀归儴鍒嗛倧杓�锛屽緸鑰屾彁楂樿硣婧愬埄鐢ㄧ巼骞堕檷浣庡姛鑰椼��
銆�銆�闁�(k膩i)鐧�(f膩)宸ュ叿鏂归潰锛孹ilinx 鎻愪緵浜� Vivado Design Suite锛岀敤浜庣啊(ji菐n)鍖� FPGA 瑷�(sh猫)瑷�(j矛)娴佺▼锛屽寘鎷�缍滃��銆佸竷灞�甯冪窔浠ュ強瑾�(di脿o)瑭︾瓑鍔熻兘銆�

XC7VX415T-1FF1927I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇�瑕侀珮鎬ц兘鏁�(sh霉)鎿�(j霉)铏曠悊鐨勫牬(ch菐ng)鏅�锛屼緥濡傦細
銆�銆�1. 楂橀�熺恫(w菐ng)绲�(lu貌)浜ゆ彌姗�(j墨)鍜岃矾鐢卞櫒
銆�銆�2. 鐒�(w煤)绶氬熀绔欏熀绀�(ch菙)瑷�(sh猫)鏂�
銆�銆�3. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌�
銆�銆�4. 楂樻�ц兘瑷�(j矛)绠� (HPC) 鍔犻�熷崱
銆�銆�5. 瑕栭牷杞�(zhu菐n)纰煎拰鍦栧儚铏曠悊
銆�銆�6. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栨帶鍒剁郴绲�(t菕ng)
銆�銆�鐢变簬鍏跺嚭鑹茬殑鎬ц兘鍜岄潏娲绘�э紝閫欐�� FPGA 鐗瑰垾閬╁悎浜庡皪(du矛)瀵�(sh铆)鏅�(sh铆)鎬у拰鍚炲悙閲忚�佹眰杓冮珮鐨勪换鍕�(w霉)銆�

XC7VX415T-2FF1927I
銆�銆�XC7VX415T-3FF1927I