鏅傞枔锛�2025/5/10 15:10:41
闁辫畝锛�26
XC7VX415T-3FFG1157I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖銆傝┎绯诲垪鑺墖浠ラ珮鎬ц兘銆侀珮閭忚集瀵嗗害鍜岃睈瀵岀殑 I/O 鍔熻兘钁楃ū锛岄仼鐢ㄤ簬寰╅洔鏁稿瓧淇¤櫉铏曠悊銆侀�氫俊鍩虹瑷柦銆佸湒鍍忚檿鐞嗕互鍙婂祵鍏ュ紡瑷堢畻绛夐牁鍩�銆�
銆�銆�XC7VX415T 鐗瑰垾閲濆皪楂樼鎳夌敤瑷▓锛岄噰鐢� 28nm 鍒剁▼宸ヨ棟鍒堕�狅紝鎻愪緵澶у閲忕殑閭忚集璩囨簮銆佸 RAM 鍜� DSP Slice锛屽悓鏅傛敮鎸佸绋珮閫熶覆琛屾帴鍙ｃ��
鍨嬭櫉锛歑C7VX415T
銆�銆�灏佽锛欶FG1157
銆�銆�閫熷害绛夌礆锛�-3
銆�銆�閭忚集鍠厓鏁革細绱� 415K
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏ч儴闁冨瓨锛岄渶澶栫疆閰嶇疆瀛樺劜鍣�
銆�銆�RAM 瀹归噺锛氱磩 27.8Mb
銆�銆�DSP Slice 鏁搁噺锛�2600+
銆�銆�I/O 鏁搁噺锛氬閬� 840 鍊嬬敤鎴� I/O
銆�銆�宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 95掳C锛�
銆�銆�闆绘簮闆诲锛氬収鏍搁浕澹� 1.0V锛岃紨鍔╅浕澹� 1.8V/2.5V/3.3V
1. XC7VX415T-3FFG1157I 鎻愪緵寮峰ぇ鐨勯倧杓硣婧愬拰鍙法绋嬭兘鍔�锛岃兘澶犲鐝惧京闆滅殑绯荤当(t菕ng)闆嗘垚銆�
銆�銆�2. 鏀寔楂橀仈 13Gbps 鐨勯珮閫熶覆琛屾敹鐧�(f膩)鍣� GTX/GTH锛岄仼鍚堝厜绾栭�氫俊銆佽儗鏉块�ｆ帴绛夋噳鐢ㄥ牬鏅��
銆�銆�3. 閰嶅倷澶ч噺 Block RAM 鍜屽垎甯冨紡 RAM锛屽彲浠ユ豢瓒虫暩鎿氱珐娌栥�佹煡鎵捐〃绛夊绋渶姹�銆�
銆�銆�4. 鍏х疆灏堢敤 DSP Slice锛屽劒(y艒u)鍖栦簡娴粸閬嬬畻鎬ц兘鍜屾烤娉㈠櫒瑷▓鏁堢巼銆�
銆�銆�5. 鏀寔澶氱ó鏅傞悩绠＄悊鍔熻兘锛屽寘鎷� PLL 鍜� MMCM 妯″锛岀⒑淇濈簿纰虹殑鏅傞悩鍒嗛牷鑸囩浉绉绘帶鍒躲��
銆�銆�6. 鎻愪緵闈堟椿鐨勫姛鑰楃鐞嗘柟妗�锛屽厑瑷辩敤鎴堕�氶亷 Vivado 宸ュ叿閫茶瑭崇窗鐨勯潨鎱�(t脿i)鍜屽嫊鎱�(t脿i)鍔熻�楀垎鏋愬強鍎�(y艒u)鍖�銆�
銆�銆�7. 鍏煎澶氱ó琛屾キ(y猫)妯欐簴鍗�(xi茅)璀�锛屽 PCI Express銆丼ATA 鍜� USB 3.0 绛�銆�
銆�銆�8. 鏀寔閮ㄥ垎閲嶉厤缃姛鑳�锛屽厑瑷卞湪閬嬭閬庣▼涓嫊鎱�(t脿i)鍔犺級鎴栧嵏杓夌壒瀹氭ā濉�锛屽緸鑰屾彁楂樿硣婧愬埄鐢ㄧ巼銆�
XC7VX415T-3FFG1157I 寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛氬鍩虹珯銆佽矾鐢卞櫒銆佷氦鎻涙涓殑鏍稿績铏曠悊妯″銆�
銆�銆�2. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細瀵︽檪瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸湒褰㈡覆鏌撳拰瑷堢畻姗熻瑕虹畻娉曞姞閫熴��
銆�銆�3. 鏁告摎涓績锛氱恫绲″姞閫熷崱銆佸瓨鍎叉帶鍒跺櫒浠ュ強鍏朵粬楂樻�ц兘瑷堢畻浠诲嫏銆�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忥細瓒呰伈娉㈣ō鍌�銆丆T 鎺冩弿鍎�涓殑鏁告摎閲囬泦鑸囪檿鐞嗗柈鍏冦��
銆�銆�5. 娓│娓噺鍎�鍣細绀烘尝鍣�銆侀牷璀滃垎鏋愬剙绛夐渶瑕佸揩閫熸暩鎿氬悶鍚愬拰骞惰铏曠悊鑳藉姏鐨勭敘鍝�銆�
銆�銆�6. 宓屽叆寮忕郴绲�(t菕ng)锛氬伐妤�(y猫)鑷嫊鍖栨帶鍒跺櫒銆佹鍣ㄤ汉閬嬪嫊鎺у埗骞宠嚭绛夈��
XC7VX415T-2FFG1157I
銆�銆�XC7VX415T-3FFG1761I
銆�銆�XC7VX415T-2FFG1761I
