鏅傞枔锛�2025/5/31 2:34:12
闁辫畝锛�18
XC7VX485T-1FFG1761I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex-7绯诲垪FPGA鑺墖锛屽爆浜庨珮鎬ц兘銆侀珮瀵嗗害FPGA鍣ㄤ欢銆傝┎绯诲垪鑺墖涓昏闈㈠悜楂樼鎳夌敤闇�姹�锛屼緥濡傞�氫俊绯荤当(t菕ng)銆佸湒鍍忚檿鐞�銆佹暩(sh霉)鎿�(j霉)涓績鍔犻�熷拰鑸┖鑸ぉ绛夐牁鍩�銆�
銆�銆�閫欐FPGA閲囩敤浜�28nm宸ヨ棟鍒堕��锛屽叿鏈夊挤澶х殑閭忚集璩囨簮銆佽睈瀵岀殑I/O鎺ュ彛鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣�銆傚畠鏀寔澶氱ó宓屽叆寮忚檿鐞嗗櫒閬搁爡浠ュ強闈堟椿鐨勫瓨鍎插櫒鏋舵锛岃兘澶犳豢瓒冲京闆滆ō瑷堢殑闇�姹�銆�
鍨嬭櫉锛歑C7VX485T
銆�銆�灏佽锛欶FG1761
銆�銆�閫熷害绛夌礆锛�-1
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱�485,000鍊�
銆�銆�RAM瀹归噺锛�23.5Mb
銆�銆�DSP Slice鏁�(sh霉)閲忥細2900鍊�
銆�銆�閰嶇疆妯″紡锛歋lave Serial/SelectMAP/Master SelectMAP/JTAG
銆�銆�I/O Bank鏁�(sh霉)閲忥細24
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C鑷�+100掳C
XC7VX485T-1FFG1761I鍏锋湁浠ヤ笅椤憲鐗规�э細
銆�銆�1. 楂樻�ц兘瑷堢畻鑳藉姏锛氶�氶亷闆嗘垚澶ч噺閭忚集鍠厓銆丏SP Slice鍜屽瓨鍎插櫒妯″锛屽彲瀵︾従(xi脿n)寰╅洔鐨勬暩(sh霉)瀛椾俊铏熻檿鐞嗗姛鑳�銆�
銆�銆�2. 楂橀�熶簰鑱�(li谩n)锛氭敮鎸侀珮閬�11.3Gbps鐨勬敹鐧�(f膩)鍣ㄩ�熺巼锛岄仼鐢ㄤ簬澶氱ó楂橀�熷崝(xi茅)璀�锛屽PCIe Gen3銆丼ATA绛�銆�
銆�銆�3. 闈堟椿鐨勬檪閻樼鐞嗭細鍏х疆PLL鍜孧MCM锛屽彲浠ョ敓鎴愪换鎰忛牷鐜囩殑鏅傞悩淇¤櫉銆�
銆�銆�4. 鍕曟厠(t脿i)閮ㄥ垎閲嶉厤缃紙Partial Reconfiguration锛夛細鍏佽ū鍦ㄩ亱琛屾檪鏇存柊閮ㄥ垎闆昏矾锛屽緸鑰屽劒(y艒u)鍖栧姛鑰楀拰璩囨簮浣跨敤銆�
銆�銆�5. 鏀寔澶氱ó闆绘簮绠＄悊鏂规锛氬寘鎷嫊鎱�(t脿i)闆诲瑾跨瘈(ji茅)鍜屼綆鍔熻�楀緟姗熸ā寮忋��
銆�銆�6. 瀹夊叏鐗规�э細鎻愪緵AES鍔犲瘑鍜孯SA瑾嶈瓑鍔熻兘锛屼繚璀风煡璀樼敘(ch菐n)娆婂拰鏁�(sh霉)鎿�(j霉)瀹夊叏銆�
XC7VX485T-1FFG1761I寤ｆ硾鎳夌敤浜庨渶瑕侀珮鎬ц兘鍜岄珮闈堟椿鎬х殑鍫存櫙涓紝鍏烽珨鍖呮嫭锛�
銆�銆�1. 閫氫俊鍩虹瑷柦锛氬熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙涓殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰娴侀噺绠＄悊銆�
銆�銆�2. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細鐢ㄤ簬寤ｆ挱瑷倷銆侀啱(y墨)鐧傛垚鍍忕郴绲�(t菕ng)浠ュ強宸ユキ(y猫)瑕栬闋樺煙鐨勫鏅傚湒鍍忓垎鏋�銆�
銆�銆�3. 鏁�(sh霉)鎿�(j霉)涓績鍔犻�燂細鐐轰簯瑷堢畻鐠�(hu谩n)澧冧笅鐨勬湇鍕欏櫒鎻愪緵椤嶅鐨勮▓绠楄兘鍔涘拰缍�(w菐ng)绲″嵏杓夊姛鑳�銆�
銆�銆�4. 鑸┖鑸ぉ鑸囧湅闃诧細婊胯冻鍤磋嫑鐠�(hu谩n)澧冧笅灏嶅彲闈犳�у拰楂樻�ц兘鐨勮姹�銆�
銆�銆�5. 娓│娓噺锛氭寤洪珮鏁堣兘娓│骞宠嚭浠ユ敮鎸侀浕瀛愮敘(ch菐n)鍝佺殑鐮旂櫦(f膩)鍜岀敓鐢�(ch菐n)闅庢鐨勮唱閲忎繚璀�銆�
XC7VX485T-2FFG1761I
銆�銆�XC7VX485T-3FFG1761I
