鍨嬭櫉锛歑C7VX485T-L2FFG1158E
銆�銆�绯诲垪锛歏irtex-7
銆�銆�鍒剁▼宸ヨ棟锛�28nm
銆�銆�閰嶇疆妯″紡锛歁aster SPI, Slave Serial, Slave Parallel, SelectMAP
銆�銆�灏佽�濋�炲瀷锛欶FG1158
銆�銆�I/O 鏁�(sh霉)閲忥細926
銆�銆�鐢ㄦ埗鍙�鐢ㄥ瓨鍎插櫒锛�2.3Mb Block RAM
銆�銆�DSP Slice 鏁�(sh霉)閲忥細2940
銆�銆�CLB 鏁�(sh霉)閲忥細绱� 485K
銆�銆�鍏�(n猫i)缃� PCIe 纭�鏍革細鏀�鎸� Gen2 x8
銆�銆�涓茶�屾敹鐧�(f膩)鍣ㄩ�熺巼锛氭渶楂樺彲閬� 13.1 Gbps
銆�銆�鍔熻�楄寖鍦嶏細鏍规摎(j霉)鎳�(y墨ng)鐢ㄤ笉鍚�锛屽嫊鎱�(t脿i)鍔熻�楀拰闈滄厠(t脿i)鍔熻�楁渻鏈夋墍璁婂寲

XC7VX485T-L2FFG1158E 鎻愪緵浜嗘サ楂樼殑閭忚集瀵嗗害鍜屽挤澶х殑鎬ц兘銆傚畠闆嗘垚浜嗗�氶�� 485K 鐨勯倧杓�鍠�鍏冿紝閬╁悎鐢ㄤ簬闇�瑕佸ぇ瑕�(gu墨)妯℃暩(sh霉)鎿�(j霉)铏曠悊鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆傚悓鏅傦紝鍏� 2940 鍊� DSP Slice 鍙�浠ョ偤寰�(f霉)闆滅殑鏁�(sh霉)瀛�(xu茅)閬嬬畻鎻愪緵纭�浠跺姞閫熸敮鎸�銆�
銆�銆�姝ゅ�栵紝瑭茶姱鐗囬倓閰嶅倷浜嗗�氭�濋珮閫熶覆琛屾敹鐧�(f膩)鍣ㄩ�氶亾锛屾瘡姊濋�氶亾鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼楂橀仈 13.1Gbps锛岄潪甯搁仼鍚堥珮閫熼�氫俊鎺ュ彛瑷�(sh猫)瑷�銆傚収(n猫i)缃�鐨� PCIe Gen2 x8 纭�鏍搁�蹭竴姝ュ�炲挤浜嗗叾鍦ㄥ祵鍏ュ紡绯荤��(t菕ng)涓�鐨勪簰鎿嶄綔鎬�銆�
銆�銆�灏嶄簬闁嬬櫦(f膩)浜哄摗鑰岃█锛岄�欐�� FPGA 鏀�鎸佷娇鐢� Vivado Design Suite 閫茶�岄珮鏁堢殑瑷�(sh猫)瑷�銆佷豢鐪熷拰缍滃悎锛屽緸鑰岀府鐭�闁嬬��(f膩)鍛ㄦ湡銆傜敱浜庨噰鐢� 28nm 宸ヨ棟锛岃姱鐗囧叿鍌欒純浣庣殑鍠�浣嶅姛鑰�锛屼娇鍏舵垚鐐哄吋椤ф�ц兘鑸囪兘鏁堢殑鐞嗘兂閬告搰銆�

XC7VX485T-L2FFG1158E 涓昏�佹��(y墨ng)鐢ㄤ簬灏嶈▓绠楄兘鍔涘拰瀵︽檪鎬ц�佹眰杓冮珮鐨勯��(l菒ng)鍩�銆傚叿楂斿寘鎷�浣嗕笉闄愪簬浠ヤ笅鏂归潰锛�
銆�銆�1. 楂樻�ц兘瑷堢畻 (HPC)锛氬�傜煩闄ｉ亱绠椼�佹诞榛為亱绠楀強绉戝��(xu茅)瑷堢畻銆�
銆�銆�2. 閫氫俊鍩虹��(ch菙)瑷�(sh猫)鏂斤細渚嬪�傚熀绔欎俊铏熻檿鐞�銆佽矾鐢卞櫒鍜屼氦鎻涙�熺殑鏍稿績鎺у埗妯″��銆�
銆�銆�3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸�︽檪鍦栧儚澧炲挤鍜岃▓绠楁�熻�栬��銆�
銆�銆�4. 閱�(y墨)鐧傝ō(sh猫)鍌欙細瓒呰伈娉㈡垚鍍�銆丮RI 鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗐��
銆�銆�5. 娓�瑭︽脯閲忓剙鍣�锛氶珮閫熶俊铏熺敓鎴愯垏鍒嗘瀽銆�
銆�銆�6. 宸ユキ(y猫)鑷�鍕曞寲锛氶亱鍕曟帶鍒剁畻娉曞�︾従(xi脿n)鍜屽伐妤�(y猫)鍗�(xi茅)璀拌В鏋�銆�

XC7VX485T-L3FFG1158E
銆�銆�XC7VX485T-L1FFG1158E