鍨嬭櫉锛歑C7VX690T
銆�銆�绯诲垪锛歏irtex-7
銆�銆�宸ヨ棟锛�28nm
銆�銆�閰嶇疆瀛樺劜鍣ㄩ�炲瀷锛欱lock RAM/TM RAM
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛�419,040
銆�銆�DSP Slice 鏁�(sh霉)閲忥細2,880
銆�銆�鍏�(n猫i)閮≧AM澶�?銆�?8.8 Mb
銆�銆�I/O寮曡叧鏁�(sh霉)锛�1,032
銆�銆�灏佽�濋�炲瀷锛欶FG1761
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�渚涢浕闆诲�擄��0.9V 鏍稿績闆诲��锛�1.0V 杓斿姪闆绘簮

XC7VX690T-L2FFG1761E鍏峰倷妤甸珮鐨勯倧杓�瀵嗗害鍜屾�ц兘琛ㄧ従(xi脿n)銆傚畠闆嗘垚浜嗗�氶��(d谩)419,040鍊嬮倧杓�鍠�鍏�锛屾敮鎸佸�氱ó宓屽叆寮忚檿鐞嗗櫒纭�鏍歌垏杌熸牳瑷�(sh猫)瑷�銆�
銆�銆�鍏�28nm鍒剁▼椤�钁楅檷浣庝簡鍔熻��锛屽苟鎻愪緵浜嗛潏娲荤殑浣庡姛鑰楁ā寮�銆傝姱鐗囧収(n猫i)缃�浜�2,880鍊婦SP Slice锛岃兘澶犻珮鏁堝�︾��(xi脿n)寰�(f霉)闆滄暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)锛屼緥濡侳FT銆佹烤娉㈢瓑銆傚悓鏅�锛岄珮閬�(d谩)28.8Mb鐨勫収(n猫i)閮˙lock RAM鐐烘暩(sh霉)鎿�(j霉)绶╂矕鎻愪緵浜嗗厖瓒崇┖闁�銆�
銆�銆�姝ゅ��锛岃┎鍣ㄤ欢鏀�鎸佸�氳矾鍗冨厗浣嶆敹鐧�(f膩)鍣�锛堟渶楂樺彲閬�(d谩)13.1Gbps锛夛紝婊胯冻楂橀�熸暩(sh霉)鎿�(j霉)鍌宠几闇�姹�銆傞�氶亷璞愬瘜鐨勫�栬��(sh猫)鎺ュ彛锛屽�侾CIe Gen3銆佺櫨鍏�/鍗冨厗浠ュお缍�(w菐ng)MAC锛屽彲杓曟澗闆嗘垚鍒板京(f霉)闆滅殑绯荤当(t菕ng)鏋舵��(g貌u)涓�銆�
銆�銆�Virtex-7绯诲垪閭勬彁渚涗簡鍏ㄩ潰鐨勮ō(sh猫)瑷堝伐鍏锋敮鎸�锛屽寘鎷琗ilinx Vivado Design Suite锛屽緸鑰岀啊鍖栭枊鐧�(f膩)娴佺▼骞剁府鐭�鐢�(ch菐n)鍝佷笂甯傛檪闁�銆�

XC7VX690T-L2FFG1761E寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇�瑕侀珮甯跺��鍜岄珮瑷堢畻鑳藉姏鐨勯牁(l菒ng)鍩�銆傚吀鍨嬫噳(y墨ng)鐢ㄥ寘鎷�锛�
銆�銆�- 楂樼��閫氫俊瑷�(sh猫)鍌欎腑鐨勬牳蹇冭矾鐢卞櫒鍜屼氦鎻涙��(j墨)
銆�銆�- 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欑殑鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�
銆�銆�- 闆烽仈(d谩)绯荤当(t菕ng)鐨勫�︽檪淇¤櫉铏曠��
銆�銆�- 瑕栭牷寤ｆ挱闋�(l菒ng)鍩熺殑绶ㄧ⒓瑙ｇ⒓鑸囧湒鍍忓�炲��(qi谩ng)
銆�銆�- 鏁�(sh霉)鎿�(j霉)涓�蹇冪殑缍�(w菐ng)绲�(lu貌)鍔犻�熷崱鑸囨湇鍕�(w霉)鍣ㄥ崝(xi茅)鍚岃▓绠�
銆�銆�- 宸ユキ(y猫)鑷�鍕曞寲涓�鐨勫京(f霉)闆滄帶鍒剁畻娉曞�︾��(xi脿n)
銆�銆�鐢变簬鍏堕珮搴﹀彲绶ㄧ▼鎬у拰寮�(qi谩ng)澶ф�ц兘锛岃┎FPGA闈炲父閬╁悎浜庡師鍨嬮�楄瓑鍙婂皬鎵归噺瀹氬埗鍖栫敓鐢�(ch菐n)鍫存櫙銆�

XC7VX690T-2FFG1761C
銆�銆�XC7VX690T-3FFG1761C
銆�銆�XC7VX690T-3FFG1761E