鏅傞枔锛�2025/4/28 18:19:53
闁辫畝锛�39
XC7VX980T-3FFG1928C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪楂樼 FPGA 鑺墖锛屽爆浜庨珮鎬ц兘銆侀珮瀵嗗害 FPGA 椤炲瀷銆傝┎鑺墖閬╃敤浜庨渶瑕佸ぇ瑕�(gu墨)妯￠倧杓硣婧愬拰楂橀�熶俊铏熻檿鐞嗙殑鎳夌敤鍫存櫙锛屼緥濡傞�氫俊鍩虹瑷柦銆佹暩(sh霉)鎿�(j霉)涓績鍔犻��銆侀啱(y墨)鐧傛垚鍍忎互鍙婅埅绌鸿埅澶╃瓑闋樺煙銆�
銆�銆�姝ゅ瀷铏熶腑鐨� XC 琛ㄧず Xilinx Chip锛�7 琛ㄧず绗竷浠� Virtex 绯诲垪锛孷X 琛ㄧず Virtex-7 绯诲垪 FPGA锛�980 琛ㄧず閭忚集鍠厓鐨勬暩(sh霉)閲忕瓑绱�锛孴 琛ㄧず鍟嗙敤婧害鑼冨湇锛�3 琛ㄧず閫熷害绛夌礆锛孎(xi脿n)FG1928 琛ㄧず灏佽椤炲瀷锛孋 琛ㄧず绗﹀悎 RoHS 妯欐簴鐨勭劇閴涚敘(ch菐n)鍝�銆�
閭忚集鍠厓鏁�(sh霉)锛�980,000
銆�銆�閰嶇疆瀛樺劜鍣細1.5MB
銆�銆�DSP Slice 鏁�(sh霉)閲忥細4,608
銆�銆�Block RAM锛�5,880KB
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�1,232
銆�銆�宸ヤ綔闆诲锛�0.9V锛堟牳蹇冿級/1.0V锛圛/O锛�
銆�銆�灏佽椤炲瀷锛欶FG1928
銆�銆�閫熷害绛夌礆锛�-3锛堟渶楂樻�ц兘绱氬垾锛�
XC7VX980T-3FFG1928C 鎻愪緵浜嗗挤澶х殑瑷堢畻鑳藉姏鍜岄潏娲荤殑鍙法绋嬫��銆傚叾涓昏鐗规�у寘鎷細
銆�銆�1. 楂橀仈 980K 鐨勯倧杓柈鍏�锛岃兘澶�?q奴)宕縁(xi脿n)闈炲父寰╅洔鐨勬暩(sh霉)瀛楅浕璺ō瑷�銆�
銆�銆�2. 閰嶅倷澶ч噺 DSP Slice锛岄仼鍚堥�茶楂樻�ц兘鏁�(sh霉)鍊奸亱绠�锛屽 FFT銆佺煩闄ｄ箻娉曠瓑銆�
銆�銆�3. 鍏�(n猫i)缃ぇ瀹归噺 Block RAM 鍜屽垎甯冨紡 RAM锛屽彲浠ユ豢瓒冲京闆滅畻娉曠殑鏁�(sh霉)鎿�(j霉)瀛樺劜闇�姹�銆�
銆�銆�4. 鏀寔楂橀仈 28Gbps 鐨勬敹鐧�(f膩)鍣ㄩ�熺巼锛屾彁渚涜秴楂橀�熶覆琛屾帴鍙ｈ兘鍔�銆�
銆�銆�5. 鎿佹湁璞愬瘜鐨勭‖鏍� IP锛屼緥濡� PCIe Gen3銆�10GbE MAC 鍜� Interlaken 绛�锛岀啊鍖栦簡绯荤当(t菕ng)绱氳ō瑷堛��
銆�銆�6. 鏀寔澶氱ó閰嶇疆妯″紡锛屽寘鎷緸 Flash 鍟熷嫊鎴栭�氶亷 JTAG 涓嬭級姣旂壒娴�銆�
瑭� FPGA 寤ｆ硾鎳夌敤浜庡皪鎬ц兘瑕佹眰妤甸珮鐨勯牁鍩燂細
銆�銆�1. 閫氫俊瑷倷锛氬鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙涓敤浜庢暩(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰淇¤櫉瑾�(di脿o)鍒惰В瑾�(di脿o)銆�
銆�銆�2. 鏁�(sh霉)鎿�(j霉)涓績锛氱敤浣滃崝(xi茅)铏曠悊鍣ㄤ互鍔犻�熺壒瀹氫换鍕�锛屽鍔犲瘑瑙ｅ瘑銆佸绺В澹撶府绛�銆�
銆�銆�3. 閱�(y墨)鐧傚奖鍍忥細瀵︽檪铏曠悊渚嗚嚜 CT銆丮RI 瑷倷鐨勬捣閲忓湒鍍忔暩(sh霉)鎿�(j霉)銆�
銆�銆�4. 鑸┖鑸ぉ鑸囧湅闃诧細鍩�(zh铆)琛岄珮绮惧害灏庤埅銆侀浄閬斾俊铏熻檿鐞嗙瓑浠诲嫏銆�
銆�銆�5. 楂樻�ц兘瑷堢畻锛氭敮鎸佺瀛镐豢鐪�銆佹鍣ㄥ缈掓帹鐞嗙瓑銆�
XC7VX980T-2FFG1928C
銆�銆�XC7VX980T-1FFG1928C
