宸ヨ棟锛�28nm
銆�銆�鍏�(n猫i)鏍革細闆欐牳 ARM Cortex-A9
銆�銆�涓婚牷锛氭渶楂樺彲閬�(d谩) 667 MHz
銆�銆�FPGA 鏋舵��(g貌u)锛欰rtix-7
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細绱� 25,300 鍊�(g猫)
銆�銆�RAM 璩囨簮锛氱磩 1.4Mb Block RAM
銆�銆�DSP Slice 鏁�(sh霉)閲忥細220 鍊�(g猫)
銆�銆�I/O 寮曡叧锛�484
銆�銆�灏佽�濆舰寮忥細CLG484

XC7Z020-3CLG484E 鎻愪緵浜嗗挤(qi谩ng)澶х殑鐣版��(g貌u)铏曠悊鑳藉姏锛岀祼(ji茅)鍚堜簡闆欐牳 ARM Cortex-A9 鐨勯�氱敤铏曠悊鍣ㄩ儴鍒嗕互鍙� Artix-7 绯诲垪 FPGA 鐨勫彲绶ㄧ▼閭忚集閮ㄥ垎銆�
銆�銆�鍏惰檿鐞嗗櫒閮ㄥ垎鍖呭惈 NEON 鍗�(xi茅)铏曠悊鍣ㄥ拰娴�榛�(di菐n)鍠�鍏�锛岀敤浜庢彁鍗囧�氬獟楂斿拰淇¤��(h脿o)铏曠悊鎬ц兘銆�
銆�銆�鑰� FPGA 閮ㄥ垎鍓囨彁渚涗簡璞愬瘜鐨勯倧杓�璩囨簮銆丷AM 鍜� DSP 妯″�婏紝鍙�鐢ㄤ簬瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅畻娉曟垨鎺ュ彛鎿�(ku貌)灞�銆�
銆�銆�姝ゅ��锛屽畠鏀�鎸佸�氱ó閫氫俊妯�(bi膩o)婧�(zh菙n)鍜屽�栬��(sh猫)鎺ュ彛锛屽�� PCIe銆乁SB銆佸崈鍏嗕互澶�缍�(w菐ng)绛夛紝骞跺叿鍌欎綆鍔熻�楃壒鎬�锛岄仼鍚堝祵鍏ュ紡鎳�(y墨ng)鐢�銆�
銆�銆�闁�(k膩i)鐧�(f膩)浜哄摗鍙�浠ュ埄鐢� Vivado 鎴� SDK 宸ュ叿閺堥��(j矛n)琛岃粺纭�浠跺��(xi茅)鍚岄枊(k膩i)鐧�(f膩)锛屽揩閫熸��(g貌u)寤哄師鍨嬬郴绲�(t菕ng)銆�

XC7Z020-3CLG484E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬宸ユキ(y猫)鎺у埗銆佽�栭牷鐩�(ji膩n)鎺�銆佸湒鍍忚檿鐞嗐�侀�氫俊瑷�(sh猫)鍌�銆侀啱(y墨)鐧傚剙鍣ㄧ瓑闋�(l菒ng)鍩�銆�
銆�銆�鍦ㄥ伐妤�(y猫)鑷�鍕�(d貌ng)鍖栦腑锛屽畠鍙�浠ヤ綔鐐烘牳蹇冩帶鍒跺��锛岄泦鎴愰亱(y霉n)鍕�(d貌ng)鎺у埗鍜屾暩(sh霉)鎿�(j霉)閲囬泦鍔熻兘銆�
銆�銆�鍦ㄨ�栭牷鐩�(ji膩n)鎺ч牁(l菒ng)鍩�锛屽叾纭�浠跺姞閫熻兘鍔涘彲浠ョ敤浜庡��(sh铆)鏅�(sh铆)瑕栭牷绶ㄧ⒓瀹冮倓鍙�浠ョ敤浣滈�氫俊鍩虹珯涓�鐨勫熀甯惰檿鐞嗗柈鍏�锛屾垨鑰呭湪閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑淇¤櫉(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆�銆�鐢变簬鍏堕潏娲绘�у拰楂樻�ц兘锛岄�欐�捐姱鐗囨垚鐐轰簡瑷卞�氬祵鍏ュ紡绯荤当(t菕ng)闁�(k膩i)鐧�(f膩)鑰呯殑棣栭伕鏂规��銆�

XC7Z010-3CLG400I, XC7Z020-2FFG676E