XCKU115-3FLVB1760E 鏅傞枔锛�2025/5/7 18:57:45 闁辫畝锛�19

XCKU115-3FLVB1760E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Kintex UltraScale 绯诲垪 FPGA 鑺墖涔嬩竴銆傝┎绯诲垪鑺墖涓昏闈㈠悜楂樻€ц兘瑷堢畻銆侀€氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佸唬鎾闋昏檿鐞嗗拰鑸┖鑸ぉ鑸囧湅闃茬瓑鎳�(y墨ng)鐢ㄩ牁(l菒ng)鍩燂紝鎻愪緵浜嗗挤澶х殑閭忚集璩囨簮銆丏SP Slice 鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ姛鑳姐€�
銆€銆€瑭插瀷铏熶腑鐨勫叿楂旀暩(sh霉)瀛楀拰瀛楁瘝浠ｈ〃浜嗕笉鍚岀殑鐗规€э細Kintex 绯诲垪灞簬涓 FPGA锛岄仼鐢ㄤ簬闇€瑕侀珮鎬у児姣旂殑鎳�(y墨ng)鐢ㄥ牬鏅紱UltraScale 鏋舵(g貌u)鍓囬€蹭竴姝ユ彁鍗囦簡鎬ц兘鍜屽彲鎿村睍鎬с€傛娆捐姱鐗囬倓鍏峰倷鍕曟厠(t脿i)鍔熻兘鍒囨彌锛圖ynamic Function eXchange, DFX锛夋妧琛�(sh霉)锛屽厑瑷卞湪閬嬭鏅傞噸鏂伴厤缃儴鍒嗛浕璺�锛屽緸鑰屽劒(y艒u)鍖栧姛鑰楀拰鎬ц兘銆�

鍙冩暩(sh霉)

鑺墖绯诲垪锛欿intex UltraScale
銆€銆€灏佽椤炲瀷锛欶LVB1760
銆€銆€I/O 鏁�(sh霉)閲忥細840
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細115K
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2880
銆€銆€RAM 璩囨簮锛氱磩 59Mb (BRAM 鍜� UltraRAM)
銆€銆€鏈€澶у伐浣滈牷鐜囷細瓒呴亷 550 MHz
銆€銆€宸ヨ棟鍒剁▼锛�20nm
銆€銆€渚涢浕闆诲锛�1.0V 鏍稿績闆诲锛岃紨鍔╅浕婧愮偤 1.8V 鍜� 1.2V
銆€銆€婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 100掳C锛�

鐗规€�

XCKU115-3FLVB1760E 鎻愪緵浜嗚睈瀵岀殑鐗规€т互婊胯冻鍚勭ó寰�(f霉)闆滄噳(y墨ng)鐢ㄥ牬鏅殑闇€姹傦細
銆€銆€1. 楂樻€ц兘閭忚集绲�(ji茅)妲�(g貌u)锛氬熀浜� UltraScale 鏋舵(g貌u)锛屾彁渚涙洿楂樻晥鐨勪簰鑱�(li谩n)鍜屾洿楂樼殑鏅傞悩闋荤巼銆�
銆€銆€2. 澶у閲忓瓨鍎茶硣婧愶細鍖呮嫭 Block RAM 鍜� UltraRAM锛岄仼鍚堟暩(sh霉)鎿�(j霉)绶╂矕鍜屽瓨鍎插瘑闆嗗瀷鎳�(y墨ng)鐢�銆�
銆€銆€3. DSP Slice 鏀寔锛氭瘡鍊� DSP Slice 鍖呭惈灏堢敤鐨勪箻娉曞櫒鍜屽姞娉曞櫒锛岃兘澶犲姞閫熶俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€4. 楂橀€熸敹鐧�(f膩)鍣細鏀寔楂橀仈 16.3 Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛屽吋瀹瑰绋崝(xi茅)璀板 PCIe Gen3銆丆PRI 鍜� Interlaken銆�
銆€銆€5. 鍏�(n猫i)缃‖鏍告ā濉婏細鏌愪簺鐗堟湰闆嗘垚浜嗙‖鏍歌檿鐞嗗櫒绯荤当(t菕ng)锛圥rocessing System锛�锛屼緥濡� ARM Cortex-A53 鎴� A9 澶氭牳铏曠悊鍣紝鐢ㄤ簬宓屽叆寮忚檿鐞嗕换鍕�(w霉)銆�
銆€銆€6. 鍕曟厠(t脿i)閮ㄥ垎閲嶉厤缃細鍏佽ū鐢ㄦ埗鍦ㄩ亱琛屾湡闁撴洿鏀归儴鍒嗛浕璺ō(sh猫)瑷�锛屽鐝�(xi脿n)闈堟椿鐨勫姛鑳借(di脿o)鏁村拰鍔熻€楃鐞�銆�
銆€銆€7. 鍙潬鎬у拰瀹夊叏鎬э細鎻愪緵楂樼礆鍔犲瘑妯欐簴锛圓ES锛夈€佷綅娴佺敖鍚嶉璀夌瓑鍔熻兘锛岀⒑淇濇暩(sh霉)鎿�(j霉)瀹屾暣鎬у拰瑷�(sh猫)鍌欏畨鍏�銆�

鎳�(y墨ng)鐢�

XCKU115-3FLVB1760E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊绯荤当(t菕ng)锛氬鐒＄窔鍩虹珯銆佹湁绶氱恫(w菐ng)绲�(lu貌)璺敱鍣ㄥ拰浜ゆ彌姗�锛屾敮鎸佸ぇ瑕�(gu墨)妯℃暩(sh霉)鎿�(j霉)鍖呰檿鐞嗗拰娴侀噺绠＄悊銆�
銆€銆€2. 楂樻€ц兘瑷堢畻锛氱敤浣滃崝(xi茅)铏曠悊鍣ㄦ垨鍔犻€熷崱鏍稿績鍏冧欢锛屽煼(zh铆)琛岀煩闄ｉ亱绠椼€佹鍣ㄥ(xu茅)缈掓帹鐞嗙瓑浠诲嫏(w霉)銆�
銆€銆€3. 瑕栭牷铏曠悊锛氬鏅傚畬鎴愬湒鍍忕法纰艰В纰�銆佸湒褰㈡覆鏌撳強鍒嗚鲸鐜囪綁(zhu菐n)鎻涚瓑宸ヤ綔銆�
銆€銆€4. 宸ユキ(y猫)鎺у埗锛氭(g貌u)寤哄京(f霉)闆滅殑鑷嫊鍖栧钩鑷�锛岄泦鎴愰亱鍕曟帶鍒�銆佹暩(sh霉)鎿�(j霉)閲囬泦鍜岄仩绋嬬洠(ji膩n)鎺у姛鑳�銆�
銆€銆€5. 鑸┖鑸ぉ鑸囧湅闃诧細婊胯冻鍤磋嫑鐠�(hu谩n)澧冧笅鐨勪俊铏熻檿鐞�銆侀浄閬旀帰娓拰灏�(d菐o)鑸畾浣嶉渶姹�銆�