XCKU115-L1FLVA1517I 鏅�(sh铆)闁擄細2025/4/30 17:15:12 闁辫畝锛�32

XCKU115-L1FLVA1517I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale 绯诲垪 FPGA 鑺墖锛屽熀浜� 20nm 宸ヨ棟鍒堕€�銆傝┎鑺墖閬╃敤浜庨珮鎬ц兘瑷�(j矛)绠�銆佺恫(w菐ng)绲�(lu貌)铏曠悊銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熷拰宓屽叆寮忚瑕虹瓑鎳�(y墨ng)鐢ㄩ牁(l菒ng)鍩�銆俋CKU115 鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆丏SP 妯″浠ュ強楂橀€熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸侀潏娲荤殑瑷�(sh猫)瑷�(j矛)闇€姹傚拰楂樻晥鐨勬暩(sh霉)鎿�(j霉)鍚炲悙閲�銆�
銆€銆€瑭插瀷铏�(h脿o)涓殑 L1FLVA1517I 琛ㄧず鍏烽珨鐨勫皝瑁濋鍨嬬偤 FFVA1517锛岄仼鍚堥珮寮曡叧鏁�(sh霉)瑷�(sh猫)瑷�(j矛)锛屽悓鏅�(sh铆)鏀寔澶氱ó閰嶇疆閬搁爡(xi脿ng)鍜岄浕婧愮鐞嗗姛鑳�銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛氱磩 114,800 鍊�(g猫)
銆€銆€Clock Managers锛�36 鍊�(g猫)
銆€銆€DSP Slices锛�2,880 鍊�(g猫)
銆€銆€Block RAM锛氱磩 39.1MB
銆€銆€閰嶇疆闁冨瓨锛氱劇(w煤)鍏�(n猫i)缃杻瀛�锛岄渶澶栨帴
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�1,517 鍊�(g猫)
銆€銆€渚涢浕闆诲锛�0.9V 鏍稿績闆诲锛�1.8V/3.3V I/O 闆诲
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C 鍟嗘キ(y猫)绱�(j铆)
銆€銆€灏佽褰㈠紡锛欶FVA1517

鐗规€�

XCKU115-L1FLVA1517I 鐨勪富瑕佺壒鎬у寘鎷細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氬熀浜� UltraScale 鏋舵(g貌u)锛屾彁渚涙洿楂樼殑鏅�(sh铆)閻橀牷鐜囧拰鏇翠綆鐨勫欢閬层€�
銆€銆€2. 闆嗘垚璩囨簮璞愬瘜锛氬寘鍚ぇ閲忓彲绶ㄧ▼閭忚集鍠厓銆丏SP 妯″鍜� Block RAM锛屾豢瓒冲京(f霉)闆滅畻娉曞拰鏁�(sh霉)鎿�(j霉)铏曠悊闇€姹傘€�
銆€銆€3. 楂橀€熸帴鍙ｆ敮鎸侊細鏀寔 PCIe Gen3銆�100G Ethernet 鍜� CPRI 绛夊崝(xi茅)璀�锛岄仼閰嶉€氫俊鍜屽瓨鍎�(ch菙)鍫�(ch菐ng)鏅�銆�
銆€銆€4. 闈堟椿瑷�(sh猫)瑷�(j矛)鑳藉姏锛氭敮鎸佸嫊(d貌ng)鎱�(t脿i)閮ㄥ垎閲嶉厤缃� (Partial Reconfiguration)锛屽厑瑷遍亱(y霉n)琛屼腑淇敼閮ㄥ垎闆昏矾銆�
銆€銆€5. 鍏�(n猫i)缃(di脿o)瑭﹀伐鍏凤細鎻愪緵寮�(qi谩ng)澶х殑宓屽叆寮忛倧杓垎鏋愬剙鍔熻兘锛屼究浜庨枊鐧�(f膩)鍜岃(di脿o)瑭�銆�
銆€銆€6. 瀹夊叏鎬у寮�(qi谩ng)锛氭敮鎸佹瘮鐗规祦鍔犲瘑鍜岃獚(r猫n)璀�锛岀⒑淇� IP 鍜屾暩(sh霉)鎿�(j霉)鐨勫畨鍏ㄥ偝杓�銆�

鎳�(y墨ng)鐢�

XCKU115-L1FLVA1517I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 楂樻€ц兘瑷�(j矛)绠楋細濡傜煩闄ｉ亱(y霉n)绠�銆佹繁搴﹀(xu茅)缈�(x铆)鎺ㄧ悊鍔犻€熺瓑銆�
銆€銆€2. 缍�(w菐ng)绲�(lu貌)閫氫俊锛氶仼鐢ㄤ簬璺敱鍣�銆佷氦鎻涙(j墨)鍜屽叾浠栫恫(w菐ng)绲�(lu貌)瑷�(sh猫)鍌欑殑鏍稿績鎺у埗鑸囨暩(sh霉)鎿�(j霉)杞�(zhu菐n)鐧�(f膩)銆�
銆€銆€3. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鐢ㄤ簬铏涙摤鍖栥€佹暩(sh霉)鎿�(j霉)澹撶府鍜岃В瀵嗙瓑浠诲嫏(w霉)銆�
銆€銆€4. 宓屽叆寮忚瑕猴細鏀寔鍦栧儚铏曠悊鍜岃闋荤法纰艰В纰间换鍕�(w霉)銆�
銆€銆€5. 閱�(y墨)鐧傛垚鍍忥細濡傝秴鑱叉尝瑷�(sh猫)鍌欏拰 CT 鎺冩弿绯荤当(t菕ng)鐨勪俊铏�(h脿o)铏曠悊銆�
銆€銆€6. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栵細鐢ㄤ簬瀵�(sh铆)鏅�(sh铆)鎺у埗鍜屽京(f霉)闆滅郴绲�(t菕ng)闆嗘垚銆�