鏅傞枔锛�2025/4/27 16:51:13
闁辫畝锛�33
XCKU3P-L1FFVA676I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏熴�傝┎绯诲垪鑺墖閲囩敤浜嗗厛閫茬殑 20nm 鍒堕�犲伐钘�锛岄泦鎴愪簡澶ч噺鐨勯倧杓柈鍏�銆丏SP 妯″鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣紝閬╃敤浜庨珮鎬ц兘瑷堢畻銆佺恫(w菐ng)绲￠�氫俊銆佹暩(sh霉)鎿�(j霉)涓績鍔犻�熶互鍙婂伐妤�(y猫)鑷嫊鍖栫瓑闋樺煙銆�
銆�銆�姝ゅ瀷铏熺殑 FPGA 鎻愪緵浜嗛潏娲荤殑鍙法绋嬮倧杓硣婧愬拰寮峰ぇ鐨� I/O 鍔熻兘锛岃兘澶犳豢瓒冲绋京闆滆ō瑷堢殑闇�姹傘�傚悓鏅�锛孶ltraScale 绯诲垪閭勫紩鍏ヤ簡鍒嗗堡浜掕伅(li谩n)鏋舵(g貌u)锛屾彁鍗囦簡绯荤当(t菕ng)鎬ц兘鍜岃ō瑷堟晥鐜�銆�
鍨嬭櫉锛歑CKU3P-L1FFVA676I
銆�銆�鍝佺墝锛歑ilinx
銆�銆�绯诲垪锛歎ltraScale
銆�銆�鍒剁▼宸ヨ棟锛�20nm
銆�銆�閰嶇疆瀛樺劜鍣ㄩ鍨嬶細QSPI Flash
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 54,940 鍊�
銆�銆�DSP Slice 鏁�(sh霉)閲忥細1,080 鍊�
銆�銆�RAM 璩囨簮锛氱磩 3.3Mb (鍒嗗竷寮� RAM 鍜屽 RAM)
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�676
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽褰㈠紡锛欶FGA (Flip-Chip Fine-Pitch BGA)
銆�銆�渚涢浕闆诲锛氬鏍镐緵闆绘灦妲�(g貌u) (鍏烽珨瑕嬫暩(sh霉)鎿�(j霉)鎵嬪唺)
XCKU3P-L1FFVA676I 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘閭忚集绲�(ji茅)妲�(g貌u)锛氬熀浜� UltraScale 鏋舵(g貌u)锛屾彁渚涗簡鏇撮珮鏁堢殑鏅傚簭鏀舵杺鍜屾洿楂樼殑鎬ц兘銆�
銆�銆�2. 寮峰ぇ鐨� DSP 鍔熻兘锛氬収(n猫i)缃閬� 1,080 鍊� DSP Slice锛屾敮鎸佸京闆滅殑鏁�(sh霉)瀛搁亱绠楀拰淇¤櫉铏曠悊浠诲嫏銆�
銆�銆�3. 楂橀�熶覆琛岄�ｆ帴锛氭敮鎸侀珮閬� 28Gbps 鐨勯珮閫熸敹鐧�(f膩)鍣�锛岄仼鐢ㄤ簬鍚勭ó閫氫俊鍗�(xi茅)璀板 PCIe銆丆PRI 鍜� JESD204B銆�
銆�銆�4. 澶у閲忓瓨鍎茶硣婧愶細闆嗘垚璞愬瘜鐨勫 RAM 鍜屽垎甯冨紡 RAM 璩囨簮锛岄仼鍚堟暩(sh霉)鎿�(j霉)绶╁瓨鍜� FIFO 瀵︾従(xi脿n)銆�
銆�銆�5.锛氭彁渚涘绋婧� I/O 鎺ュ彛锛屽苟鍏煎澶氱ó闆诲钩妯欐簴銆�
銆�銆�6. 鍏�(n猫i)缃‖鏍告ā濉婏細閮ㄥ垎鍨嬭櫉鍖呭惈纭牳铏曠悊鍣ㄧ郴绲�(t菕ng) (Processing System)锛岀敤浜庡祵鍏ュ紡鎳夌敤闁嬬櫦(f膩)銆�
銆�銆�7. 鏀寔楂樼礆闆绘簮绠＄悊锛氬叿鍌欏嫊鎱�(t脿i)鍔熻�楄(di脿o)绡�(ji茅)鍔熻兘锛屽劒(y艒u)鍖栬兘鑰楄〃鐝�(xi脿n)銆�
XCKU3P-L1FFVA676I 涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 鏁�(sh霉)鎿�(j霉)涓績鍔犻�燂細鐢ㄤ簬瀵︾従(xi脿n)楂樺悶鍚愰噺鐨勬暩(sh霉)鎿�(j霉)铏曠悊鍜岀恫(w菐ng)绲″嵏杓夊姛鑳姐��
銆�銆�2. 缍�(w菐ng)绲￠�氫俊锛氭敮鎸佽矾鐢卞櫒銆佷氦鎻涙鍜屽熀绔欑瓑瑷倷涓殑寰╅洔鍗�(xi茅)璀拌檿鐞嗐��
銆�銆�3. 瑕栭牷铏曠悊锛氶仼鐢ㄤ簬瑕栭牷绶ㄨВ纰�銆佸湒鍍忓寮峰拰瀵︽檪鍒嗘瀽銆�
銆�銆�4. 宸ユキ(y猫)鎺у埗锛氱偤宸ユキ(y猫)鑷嫊鍖栬ō鍌欐彁渚涢珮鎬ц兘瑷堢畻鑳藉姏鍜屽鏅傛帶鍒跺姛鑳姐��
銆�銆�5. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬瓒呰伈娉�銆丆T 鍜� MRI 绛夐啱(y墨)鐧傝ō鍌欑殑鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞嗐��
銆�銆�6. 宓屽叆寮忕郴绲�(t菕ng)锛氱祼(ji茅)鍚堢‖鏍歌檿鐞嗗櫒瀵︾従(xi脿n)澶氬姛鑳戒竴楂斿寲宓屽叆寮忚В姹烘柟妗�銆�
XCKU5P-L1FFVA676I
銆�銆�XCKU7P-L1FFVA676I
