XCKU5P-1SFVB784I 鏅傞枔锛�2025/5/20 17:43:28 闁辫畝锛�21

XCKU5P-1SFVB784I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Kintex UltraScale 绯诲垪 FPGA 鑺墖涓殑涓€鍊嬪瀷铏�銆傝┎绯诲垪鑺墖涓昏鐢ㄤ簬楂樻€ц兘瑷堢畻銆佺恫(w菐ng)绲�(lu貌)閫氫俊銆佽闋昏檿鐞嗕互鍙婂伐妤�(y猫)鑷嫊鍖栫瓑闋�(l菒ng)鍩�銆侹intex UltraScale 绯诲垪绲�(ji茅)鍚堜簡楂樻€ц兘閭忚集绲�(ji茅)妲�(g貌u)鍜岃睈瀵岀殑 DSP Slice锛岃兘澶犳豢瓒冲悇绋京闆滅殑鎳夌敤闇€姹�銆俋CKU5P-1SFVB784I 閲囩敤鍏堥€茬殑 FinFET 宸ヨ棟鍒堕€狅紝鍏锋湁楂樺瘑搴﹀拰浣庡姛鑰楃殑鐗归粸銆�
銆€銆€瑭插櫒浠跺収(n猫i)閮ㄩ泦鎴愪簡澶氬€� Block RAM 鍜屽垎甯冨紡 RAM锛屽彲浠ュ鐝�(xi脿n)闈堟椿鐨勬暩(sh霉)鎿�(j霉)瀛樺劜鍜岀鐞�銆傚悓鏅傦紝瀹冮倓鏀寔楂橀€熶覆琛屾敹鐧�(f膩)鍣�锛屾彁渚涢珮閬� 32.75Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄仼鍚堢敤浜庨珮閫熸暩(sh霉)鎿�(j霉)閺堣矾鎳夌敤銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛�50K
銆€銆€RAM锛�27 Mb
銆€銆€DSP Slice锛�2880
銆€銆€I/O 寮曡叧鏁�(sh霉)锛�696
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€灏佽褰㈠紡锛歋FVB784
銆€銆€閰嶇疆妯″紡锛歋electMAP銆丮aster SPI銆丼lave SPI銆丣TAG

鐗规€�

XCKU5P-1SFVB784I 鎻愪緵浜嗗挤澶х殑閭忚集鎬ц兘鍜屽彲鎿村睍鎬�銆傚叾 UltraScale 鏋舵(g貌u)鍩轰簬妤�(y猫)鐣岄牁(l菒ng)鍏堢殑鐣版鏅傞悩鍩熺鐞嗘妧琛�(sh霉)锛岃兘澶犲湪涓嶆悕澶辨€ц兘鐨勬儏娉佷笅椤憲闄嶄綆鍔熻€�銆�
銆€銆€姝ゅ瀷铏熺殑 FPGA 鍖呭惈浜嗗ぇ閲忕殑 DSP Slice锛岄潪甯搁仼鍚堢敤浜庝俊铏熻檿鐞嗕换鍕�(w霉)銆傛澶�锛屽畠閭勬敮鎸佸绋厤缃ā寮�锛屼娇寰楃敤鎴跺彲浠ユ牴鎿�(j霉)鍏烽珨鎳夌敤鍫存櫙閬告搰鏈€鍚堥仼鐨勫垵濮嬪寲鏂瑰紡銆�
銆€銆€鍦ㄩ珮閫熸帴鍙ｆ柟闈�锛孹CKU5P-1SFVB784I 鏀寔 PCIe Gen3 鍜屽鍗冨厗浣嶆敹鐧�(f膩)鍣�锛岀⒑淇濅簡鑸囧閮ㄨō(sh猫)鍌欎箣闁撶殑楂樻晥鏁�(sh霉)鎿�(j霉)浜ゆ彌銆�
銆€銆€鍙﹀锛孹CKU5P-1SFVB784I 閭勫叿鍌欓潏娲荤殑鏅傞悩绠＄悊鍜屽悓姝ュ姛鑳�锛屽彲浠ラ仼鎳夊绋笉鍚岀殑鏅傞悩瑕佹眰鍫存櫙銆�

鎳夌敤

XCKU5P-1SFVB784I 寤ｆ硾鎳夌敤浜庨渶瑕侀珮鎬ц兘鏁�(sh霉)鎿�(j霉)铏曠悊鍜屽京闆滈倧杓帶鍒剁殑闋�(l菒ng)鍩�銆備緥濡傦紝鍦ㄩ€氫俊鍩虹(ch菙)瑷�(sh猫)鏂戒腑锛屽畠鍙互浣滅偤鏍稿績铏曠悊鍠厓鐢ㄤ簬瀵︾従(xi脿n)鍩哄付淇¤櫉铏曠悊銆佸崝(xi茅)璀拌綁(zhu菐n)鎻涚瓑鍔熻兘銆�
銆€銆€鍦ㄦ暩(sh霉)鎿�(j霉)涓績鍔犻€熷崱瑷�(sh猫)瑷堜腑锛岃┎鑺墖鍙敤浜庡煼(zh铆)琛屾鍣ㄥ缈掓帹鐞嗐€佸姞瀵嗚В瀵嗙瓑閬嬬畻瀵嗛泦鍨嬩换鍕�(w霉)銆�
銆€銆€姝ゅ锛屽畠涔熼仼鐢ㄤ簬閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欍€佸唬鎾闋昏檿鐞嗙郴绲�(t菕ng)浠ュ強鑸┖鑸ぉ闋�(l菒ng)鍩熺殑宓屽叆寮忔帶鍒剁郴绲�(t菕ng)銆�
銆€銆€鐢变簬鍏跺嚭鑹茬殑鍔熻€楁晥鐜�锛孹CKU5P-1SFVB784I 閭勭壒鍒ラ仼鍚堜究鏀滃紡鎴栭浕姹犱緵闆荤殑楂樼闆诲瓙瑷�(sh猫)鍌�銆�