XCKU5P-3FFVB676E 鏅�(sh铆)闁擄細2025/6/4 18:51:29 闁辫畝锛�9

XCKU5P-3FFVB676E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Kintex UltraScale 绯诲垪 FPGA 鑺墖锛屽皥鐐洪珮鎬ц兘瑷�(j矛)绠�銆侀€氫俊绯荤当(t菕ng)鍜屽祵鍏ュ紡瑕栬鎳�(y墨ng)鐢ㄨ€岃ō(sh猫)瑷�(j矛)銆傝┎绯诲垪鑺墖閲囩敤 20nm 宸ヨ棟鍒堕€�锛屽叿鍌欓珮閭忚集瀵嗗害銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄤ互鍙婅睈瀵岀殑 DSP 鍜� BRAM 璩囨簮銆�
銆€銆€瑭插瀷铏熷叿楂斿爆浜� Kintex UltraScale 绯诲垪涓殑浣庣鐢�(ch菐n)鍝�锛岄仼鐢ㄤ簬灏嶆垚鏈晱鎰熶絾鍚屾檪(sh铆)闇€瑕佽純楂樻€ц兘鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆�

鍙冩暩(sh霉)

绯诲垪锛欿intex UltraScale
銆€銆€鍨嬭櫉锛歑CKU5P-3FFVB676E
銆€銆€宸ヨ棟锛�20nm
銆€銆€閭忚集鍠厓鏁�(sh霉)锛氱磩 51,000 鍊�(g猫)
銆€銆€DSP Slice 鏁�(sh霉)閲忥細480
銆€銆€Block RAM 鏁�(sh霉)閲忥細绱� 1,152 Kb
銆€銆€閰嶇疆闁冨瓨锛氫笉闆嗘垚
銆€銆€渚涢浕闆诲锛�0.9V 鏍稿績闆诲锛�1.0V 杓斿姪闆诲
銆€銆€I/O 闆诲锛�1.8V 鎴� 3.3V
銆€銆€灏佽锛欶FVB676
銆€銆€宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱氾紙-40掳C 鑷� +100掳C锛�
銆€銆€閰嶇疆妯″紡锛歋lave Serial銆丮aster SPI銆丅PI 绛�

鐗规€�

XCKU5P-3FFVB676E 鐨勪富瑕佺壒鎬у寘鎷細
銆€銆€1. 楂樻€ц兘鏋舵(g貌u)锛氬熀浜� UltraScale 鏋舵(g貌u)锛屾彁渚涙洿鍎�(y艒u)鐨勬檪(sh铆)搴忔敹鏂傚拰鏇翠綆鐨勫姛鑰�銆�
銆€銆€2. 璞愬瘜鐨� IO 璩囨簮锛氭敮鎸佸绋帴鍙ｆ(bi膩o)婧�(zh菙n)锛屼緥濡� PCIe Gen3銆丏DR4銆丩VDS 绛�锛屾豢瓒冲京(f霉)闆滅郴绲�(t菕ng)鐨勯€ｆ帴闇€姹�銆�
銆€銆€3. 鍏�(n猫i)缃‖鏍告ā濉婏細閮ㄥ垎鍨嬭櫉鍖呭惈 PCIe 纭牳妯″浠ョ啊鍖栧崝(xi茅)璀版＇瑷�(sh猫)瑷�(j矛)銆�
銆€銆€4. 鍔熻€楀劒(y艒u)鍖栵細閫氶亷 PowerGating 鎶€琛�(sh霉)鍜屽嫊鎱�(t脿i)鍔熻€楃鐞嗗(sh铆)鐝�(xi脿n)浣庡姛鑰楅亱(y霉n)琛屻€�
銆€銆€5. 鏀寔楂樼礆瑷�(sh猫)瑷�(j矛)宸ュ叿锛氶厤鍚� Vivado 瑷�(sh猫)瑷�(j矛)濂椾欢浣跨敤锛屽彲瀵�(sh铆)鐝�(xi脿n)楂樻晥鐨� RTL 闁嬬櫦(f膩)鑸囩稖鍚�銆�
銆€銆€6. 灏忓瀷鍖栧皝瑁濓細FFVB676 鎻愪緵绶婃箠鐨� BGA 灏佽褰㈠紡锛岄仼鍚堢┖闁撳彈闄愮殑瑷�(sh猫)瑷�(j矛)鐠�(hu谩n)澧�銆�
銆€銆€姝ゅ锛屽叾杓冧綆鐨勮硣婧愯(gu墨)妯′娇寰楄┎鑺墖鐗瑰垾閬╁悎涓甯傚牬鐨勯渶姹�锛屽吋椤ф€ц兘鑸囨垚鏈�銆�

鎳�(y墨ng)鐢�

XCKU5P-3FFVB676E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 閫氫俊瑷�(sh猫)鍌欙細濡傚皬鍨嬪熀绔�銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)涓殑淇¤櫉铏曠悊銆�
銆€銆€2. 宓屽叆寮忚瑕猴細鐢ㄤ簬宸ユキ(y猫)鐩告(j墨)銆侀啱(y墨)鐧傛垚鍍忕瓑鍦栧儚铏曠悊浠诲嫏(w霉)銆�
銆€銆€3. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鍩�(zh铆)琛岀啊鍠殑鏁�(sh霉)鎿�(j霉)鍖呰檿鐞嗘垨鍔犲瘑瑙ｅ瘑閬�(y霉n)绠�銆�
銆€銆€4. 娑堣不(f猫i)闆诲瓙锛氶珮绔秷璨�(f猫i)椤炵敘(ch菐n)鍝佷腑鐨勫(sh铆)鏅�(sh铆)瑕栭牷绶ㄧ⒓鑸囪В纰�銆�
銆€銆€5. 娓│娓噺鍎€鍣細濡傜ず娉㈠櫒銆侀牷璀滃垎鏋愬剙涓殑鏁�(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆�
銆€銆€6. 杌嶄簨鑸囪埅绌鸿埅澶╋細鐢变簬鍏跺婧増鐗规€э紝涔熼仼鐢ㄤ簬鎯″姡鐠�(hu谩n)澧冧笅鐨勯棞(gu膩n)閸典换鍕�(w霉)鎳�(y墨ng)鐢�銆�