鏅傞枔锛�2025/5/21 23:45:43
闁辫畝锛�19
XCKU9P-1FFVE900I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刄ltraScale绯诲垪FPGA鑺墖锛屽熀浜�20nm宸ヨ棟鎶�琛撳埗閫�銆傝┎鍣ㄤ欢鍏锋湁楂樺害鐨勯泦鎴愬害鍜岄潏娲绘�э紝閬╃敤浜庨珮鎬ц兘瑷堢畻銆佺恫(w菐ng)绲￠�氫俊銆佹暩(sh霉)鎿�(j霉)涓績鍔犻�熶互鍙婂祵鍏ュ紡铏曠悊绛夊绋噳鐢ㄩ牁鍩熴��
銆�銆�瑭插瀷铏熶腑鐨刋CKU琛ㄧず灞簬Kintex UltraScale绯诲垪锛屾暩(sh霉)瀛�9P浠ｈ〃鍏烽珨鐨勭敘鍝佸瓙绯诲垪锛岃�屽悗绾�(x霉)鐨勪唬纰煎墖瀹氱京浜嗗皝瑁濋鍨嬶紙FFVE900锛夊拰閫熷害绛夌礆锛圛锛�銆傛FPGA鎻愪緵浜嗚睈瀵岀殑閭忚集璩囨簮銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ拰澶у閲忓瓨鍎插櫒锛岄仼鍚堥渶瑕佸京闆滅畻娉曞鐝�(xi脿n)鍜岄珮甯跺鏁�(sh霉)鎿�(j霉)鍌宠几?sh霉)鑶遍紞鍟�?/p>
閭忚集鍠厓鏁�(sh霉)閲忥細319,200
銆�銆�灏堢敤DSP鍒囩墖鏁�(sh霉)閲忥細1,580
銆�銆�Block RAM澶�?銆�?7.6 Mb
銆�銆�ULTRARAM澶�?銆�?2.7 Mb
銆�銆�鏈�楂樺伐浣滈牷鐜囷細1,025 MHz
銆�銆�I/O寮曡叧鏁�(sh霉)閲忥細844
銆�銆�鏀寔鐨勬渶澶T鏀剁櫦(f膩)鍣ㄦ暩(sh霉)閲忥細32
銆�銆�鏀剁櫦(f膩)鍣ㄩ�熺巼鑼冨湇锛�600 Mbps - 32.75 Gbps
銆�銆�鍔熻�楀吀鍨嬪�硷細10W - 40W锛堣鍏烽珨鎳夌敤鑰屽畾锛�
銆�銆�灏佽椤炲瀷锛欶FVE900
XCKU9P-1FFVE900I閲囩敤20nm鍒剁▼宸ヨ棟锛屽叿鍌欎綆鍔熻�楄垏楂樻�ц兘鐨勭壒榛�銆�
銆�銆�瀹冨収缃簡澶ч噺鐨勫彲绶ㄧ▼閭忚集鍠厓鍜孌SP妯″锛岃兘澶犳豢瓒冲京闆滅殑鏁�(sh霉)瀛搁亱绠楅渶姹�锛屼緥濡傜煩闄ｄ箻娉曘�佹烤娉㈠櫒瑷▓绛�銆�
銆�銆�FPGA閭勯泦鎴愪簡澶氳矾楂橀�熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸佸PCIe Gen3銆丆PRI銆丣ESD204B绛夊绋妤�(y猫)妯欐簴鍗�(xi茅)璀般��
銆�銆�姝ゅ锛屽叾澶у閲忕殑鍏ч儴瀛樺劜鍣紙鍖呮嫭Block RAM鍜孶LTRA RAM锛夊彲浠ョ敤渚嗙珐瀛樹腑闁撹▓绠楃祼鏋滄垨鑰呯洿鎺ヤ綔鐐哄閮ㄥ瓨鍎叉帴鍙ｇ殑鏇夸唬鏂规銆�
銆�銆�鐐轰簡渚夸簬绯荤当(t菕ng)闆嗘垚锛岃┎鍣ㄤ欢鏀寔澶氱ó鏅傞悩绠＄悊鍔熻兘锛屽苟涓旀彁渚涢潏娲荤殑闆绘簮绠＄悊閬搁爡浠ュ劒(y艒u)鍖栨暣楂旇兘鑰楄〃鐝�(xi脿n)銆�
XCKU9P-1FFVE900I寤ｆ硾鎳夌敤浜庣劇绶氶�氫俊鍩虹珯涓殑淇¤櫉铏曠悊閮ㄥ垎锛屾瘮濡侺TE Advanced鍜�5G NR绯荤当(t菕ng)鐨勭墿鐞嗗堡瀵︾従(xi脿n)銆�
銆�銆�鍦ㄦ湁绶氱恫(w菐ng)绲¤ō鍌欎腑锛屽畠鍙互鐢ㄤ綔鍒嗙祫浜ゆ彌銆佹祦閲忕鐞嗗拰娣卞害鍖呮娓瓑鍔熻兘鐨勬牳蹇冪祫浠躲��
銆�銆�灏嶄簬鏁�(sh霉)鎿�(j霉)涓績鑰岃█锛岄�欐FPGA鍙互閮ㄧ讲鐐烘湇鍕欏櫒鍏х殑鍗�(xi茅)铏曠悊鍣紝鐢ㄤ互鍗歌級璜稿鍔犲瘑瑙ｅ瘑銆佸湒鍍忓绺箣椤炵殑瀵嗛泦鍨嬩换鍕�銆�
銆�銆�鍚屾檪锛屽湪宸ユキ(y猫)鑷嫊鍖栭牁鍩�锛屽畠鐨勫鏅傛�у拰鍙潬鎬т篃浣垮叾鎴愮偤閬嬪嫊鎺у埗鍜屾鍣ㄨ瑕虹殑鐞嗘兂閬告搰銆�
XCKU11P-1FFVE1176I
銆�銆�XCKU15P-1FFVE1760I
