鎮ㄥソ锛屾杩庝締鍒扮董搴浕瀛愬競鍫寸恫(w菐ng)
鐧婚寗 | 鍏嶈不(f猫i)娉ㄥ唺
鏅傞枔锛�2025/5/30 10:50:55
闁辫畝锛�12
XCVU095-2FFVC2104I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex UltraScale+绯诲垪FPGA鑺墖涓殑涓�鍊嬪瀷铏熴�傝┎绯诲垪灏堢偤楂樻�ц兘瑷堢畻銆佺恫(w菐ng)绲�(lu貌)铏曠悊鍜屾暩(sh霉)鎿�(j霉)涓績鍔犻�熸噳(y墨ng)鐢ㄨ�岃ō(sh猫)瑷�锛屽叿鏈夐珮閭忚集瀵嗗害銆侀珮閫熶覆琛岄�ｆ帴鑳藉姏鍜屽挤(qi谩ng)澶х殑DSP鍔熻兘銆�
銆�銆�瑭茶姱鐗囬噰鐢�16nm FinFET宸ヨ棟鍒堕��锛屾彁渚涗簡璞愬瘜鐨勫彲绶ㄧ▼閭忚集璩囨簮鍜岀‖鏍窱P妯″锛岃兘澶犳豢瓒冲京(f霉)闆滅郴绲�(t菕ng)瑷�(sh猫)瑷堢殑闇�姹�銆�
绯诲垪锛歏irtex UltraScale+
銆�銆�鍨嬭櫉锛歑CVU095-2FFVC2104I
銆�銆�宸ヨ棟锛�16nm FinFET
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱�95钀��
銆�銆�RAM瀹归噺锛殈68Mbit
銆�銆�DSP Slice鏁�(sh霉)閲忥細绱�5760鍊�
銆�銆�I/O寮曡叧鏁�(sh霉)锛�2104
銆�銆�閰嶇疆妯″紡锛歁aster/Slave SPI, SelectMAP, JTAG
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C to +100掳C
銆�銆�灏佽椤炲瀷锛欶FG2104
XCVU095-2FFVC2104I鍏锋湁闈炲父寮�(qi谩ng)鐨勬�ц兘琛ㄧ従(xi脿n)锛屾敮鎸侀珮閬�(d谩)32.75Gbps鐨勬敹鐧�(f膩)鍣ㄩ�熺巼锛岄仼鐢ㄤ簬楂橀�熸暩(sh霉)鎿�(j霉)鍌宠几銆�
銆�銆�瀹冮倓鍖呭惈澶ч噺闆嗘垚鐨勭‖鏍歌檿鐞嗗櫒濡侾CIe Gen4 x16鎺у埗鍣�銆丆CIX浜掕伅(li谩n)绛�锛屼互绨″寲闁嬬櫦(f膩)骞舵彁楂樼郴绲�(t菕ng)鏁堢巼銆�
銆�銆�鍙﹀锛岃┎鍣ㄤ欢鏀寔楂樻晥鐨勫姛鑰楃鐞�锛屽苟鎻愪緵闈堟椿鐨勬檪閻樻灦妲�(g貌u)渚嗗劒(y艒u)鍖栨�ц兘鑸囧姛鑰椾箣闁撶殑骞宠 銆�
銆�銆�姝ゅ锛屾FPGA鍙互鍒╃敤Xilinx鐨刅ivado瑷�(sh猫)瑷堝浠堕��(j矛n)琛岄枊鐧�(f膩)锛屾彁渚涘緸RTL缍滃悎鍒版瘮鐗规祦鐢熸垚鐨勫畬鏁存祦绋嬫敮鎸�銆�
閫欐FPGA閬╁悎鐢ㄤ簬闇�瑕佹サ楂樻�ц兘鍜屼綆寤堕伈鐨勬噳(y墨ng)鐢ㄥ牬鏅腑锛屼緥濡傦細
銆�銆�1. 缍�(w菐ng)绲�(lu貌)璺敱鍣ㄥ拰浜ゆ彌姗�(j墨)鐨勬牳蹇冭檿鐞嗘ā濉�锛�
銆�銆�2. 楂橀�熸暩(sh霉)鎿�(j霉)閲囬泦鑸囦俊铏熻檿鐞嗙郴绲�(t菕ng)锛�
銆�銆�3. 鏁�(sh霉)鎿�(j霉)涓績鏈嶅嫏(w霉)鍣ㄥ収(n猫i)鐨勫姞閫熷崱绲勪欢锛�
銆�銆�4. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑鐨勫湒鍍忚檿鐞嗗柈鍏冿紱
銆�銆�5. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂戒腑鐨勫熀甯惰檿鐞嗗钩鑷虹瓑銆�
XCVU095-1FFVC2104E,
銆�銆�XCVU095-2FFVC1760I,
銆�銆�XCVU095-1FFVC1760E
IC鍨嬭櫉绱㈠紩锛� A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9
©2025 缍韩闆诲瓙甯傚牬缍�(w菐ng)锛坵ww.dzsc.com锛夈��缍�(j墨ng)鐕熻ū鍙瓑绶ㄨ櫉锛�娴橞2-20050339 鐗堟瑠(qu谩n)鑱叉槑
鍗佸叚骞村皥娉ㄦ墦閫犲劒(y艒u)璩�(zh矛)闆诲瓙鍏冨櫒浠堕噰璩肩恫(w菐ng)銆両C浜ゆ槗骞宠嚭銆�
璨峰鏈嶅嫏(w霉)鐔辩窔锛�0571-85317666 | 璨峰鏈嶅嫏(w霉)閮≦Q锛�
璩ｅ鏈嶅嫏(w霉)鐔辩窔锛�0571-85317586 | 璩ｅ鏈嶅嫏(w霉)閮≦Q锛�
