閭忚集鍠�鍏冿��125K
銆�銆�鍒剁▼宸ヨ棟锛�16nm
銆�銆�I/O 鏁�(sh霉)閲忥細1860
銆�銆�DSP 妯″�婃��(sh霉)閲忥細2000
銆�銆�RAM 瀹归噺锛�37.5Mb
銆�銆�鏈�澶у伐浣滈牷鐜囷細950MHz
銆�銆�渚涢浕闆诲�擄��0.85V 鏍稿績锛�1.0V 杓斿姪
銆�銆�灏佽�濋��(l猫i)鍨嬶細FLGA
銆�銆�寮曡叧鏁�(sh霉)锛�2104

XCVU125-2FLVC2104E 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鑸囬潏娲绘��锛屾敮鎸佸�氱ó楂樼��(j铆)鎺ュ彛鍗�(xi茅)璀�锛屼緥濡� PCIe Gen4銆丏DR4 鍏�(n猫i)瀛樻帶鍒跺櫒浠ュ強澶氬崈鍏嗘敹鐧�(f膩)鍣�锛圡GT锛�銆傚畠閭勯泦鎴愪簡寮�(qi谩ng)澶х殑 DSP 妯″�婂拰澶у�归噺宓屽叆寮忓瓨鍎�(ch菙)鍣ㄨ硣婧�锛岃兘澶犳豢(m菐n)瓒抽珮閫熶俊铏�(h脿o)铏曠悊闇�姹傘��
銆�銆�姝ゅ��锛岄�欐�� FPGA 鏀�鎸佸��(d貌ng)鎱�(t脿i)鍔熻兘鍒囨彌锛圖FX锛夋妧琛�(sh霉)锛屽厑瑷遍儴鍒嗛噸閰嶇疆浠�?x煤n)?y艒u)鍖栫郴绲�(t菕ng)璩囨簮鍒╃敤鐜囷紝骞舵彁渚涘�炲��(qi谩ng)鐨勫畨鍏ㄧ壒鎬т締(l谩i)淇濊��(h霉)瑷�(sh猫)瑷�(j矛)鐭ヨ瓨(sh铆)鐢�(ch菐n)娆�(qu谩n)銆�
銆�銆�鍏跺収(n猫i)缃�鐨� ACAP锛圓daptive Compute Acceleration Platform锛夋灦妲�(g貌u)閫�(j矛n)涓�姝ユ彁鍗囦簡鐣版��(g貌u)瑷�(j矛)绠楄兘鍔涳紝浣块枊(k膩i)鐧�(f膩)鑰呭彲浠ュ埄鐢ㄨ粺浠跺畾缇╃殑鏂瑰紡瀵�(sh铆)鐝�(xi脿n)纭�浠跺姞閫熷姛鑳�銆�
銆�銆�瑭茶姱鐗囬仼鐢ㄤ簬瑕佹眰妤甸珮鍚炲悙閲忓拰浣庡欢閬茬殑鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鍚�锛屽悓鏅�(sh铆)鎻愪緵浜嗗叏闈㈢殑瑷�(sh猫)瑷�(j矛)宸ュ叿閺堟敮鎸�锛屽寘鎷� Vivado 鍜� Vitis 骞宠嚭(t谩i)銆�

XCVU125-2FLVC2104E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇�瑕侀珮鎬ц兘瑷�(j矛)绠楄兘鍔涚殑闋�(l菒ng)鍩燂細
銆�銆�1. 鏁�(sh霉)鎿�(j霉)涓�蹇冨姞閫燂細濡傛繁搴﹀��(xu茅)缈�(x铆)鎺ㄧ悊銆佹暩(sh霉)鎿�(j霉)澹撶府/瑙ｅ�撶��銆佽�栭牷杞�(zhu菐n)纰肩瓑浠诲嫏(w霉)锛�
銆�銆�2. 閫氫俊瑷�(sh猫)鍌欙細5G 鍩虹珯銆佽矾鐢卞櫒銆佷氦鎻涙��(j墨)绛夌恫(w菐ng)绲�(lu貌)鍩虹��(ch菙)瑷�(sh猫)鏂�锛�
銆�銆�3. 鍦栧儚鑸囦俊铏�(h脿o)铏曠悊锛氶啱(y墨)瀛�(xu茅)鎴愬儚銆侀浄閬�(d谩)绯荤当(t菕ng)銆佽��(w猫i)鏄熼�氫俊锛�
銆�銆�4. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栵細姗�(j墨)鍣ㄤ汉鎺у埗銆佸��(sh铆)鏅�(sh铆)鐩�(ji膩n)娓�(c猫)鑸囧垎鏋�锛�
銆�銆�5. 姹借粖(ch膿)闆诲瓙锛欰DAS 楂樼礆(j铆)椐曢�涜紨鍔╃郴绲�(t菕ng)鍜岃嚜鍕�(d貌ng)椐曢�涘钩鑷�(t谩i)锛�
銆�銆�6. 宓屽叆寮忚�栬��(ju茅)锛氭櫤鑳芥敐鍍忛牠銆侀倞绶� AI 鎺ㄧ悊绲傜��銆�

XCVU13P-2FLGA2104E,XCVU11P-2FLGA2104E