鍨嬭櫉锛歑CVU190-1FLGA2577CE
銆�銆�绯诲垪锛歏irtex UltraScale+
銆�銆�鍒剁▼宸ヨ棟锛�16nm
銆�銆�FPGA鏋舵��(g貌u)锛歀UTs鏁�(sh霉)閲忥細绱�190钀�
銆�銆�鐗囦笂瀛樺劜锛欱lock RAM瀹归噺锛氱磩38.4MB
銆�銆�DSP Slice鏁�(sh霉)閲忥細绱�12,000鍊�
銆�銆�I/O寮曡叧鏁�(sh霉)锛氭渶澶�2577鍊�
銆�銆�灏佽�濋�炲瀷锛欶LGA锛團ine Line Grid Array锛�
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�渚涢浕闆诲�擄細鏍稿績闆诲�撶偤1.0V

XCVU190-1FLGA2577CE 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鑸囧姛鑰楀劒(y艒u)鍖栵紝鍏朵富瑕佺壒鎬у寘鎷�锛�
銆�銆�1. 楂橀仈(d谩)190钀�鍊嬪彲绶ㄧ▼閭忚集鍠�鍏冿紙LUT锛�锛屼娇寰楀京(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗙畻娉曡兘澶犻珮鏁堝�︾��(xi脿n)銆�
銆�銆�2. 鍏�(n猫i)缃�瓒呴��12,000鍊婦SP Slice锛屽皥闁�鐢ㄤ簬娴�榛為亱绠楀強鐭╅櫍涔樻硶鎿嶄��锛屽ぇ骞呮彁鍗囦簡鏁�(sh霉)瀛�(xu茅)瑷堢畻鑳藉姏銆�
銆�銆�3. 鏀�鎸侀珮閬�(d谩)32Gbps閫熺巼鐨勯珮閫熸敹鐧�(f膩)鍣�锛岄仼閰嶆渶鏂扮殑PCIe Gen4銆丆CIX鍙婂叾浠栭珮閫熷崝(xi茅)璀般��
銆�銆�4. 闆嗘垚鐨勫ぇ瑕�(gu墨)妯�RAM璩囨簮鍏佽ū鍦ㄥ柈鑺�鐗囧��(n猫i)瀹屾垚鏁�(sh霉)鎿�(j霉)绶╁瓨浠诲嫏(w霉)鑰岀劇闇�澶栨摯(ku貌)椤嶅�栧瓨鍎茶��(sh猫)鍌�銆�
銆�銆�5. 寮�(qi谩ng)澶х殑鍔熻�楃�＄悊鍔熻兘锛岄�氶亷鍕曟厠(t脿i)瑾�(di脿o)鏁存檪閻橀牷鐜囧拰閮ㄥ垎鍗�(q奴)鍩熼棞(gu膩n)闁変締闄嶄綆鏁撮珨鑳借��銆�
銆�銆�6. 鍙�閬搁厤鐨勫畨鍏ㄦā濉婄⒑淇濊��(sh猫)瑷堢殑鐭ヨ瓨鐢�(ch菐n)娆�(qu谩n)淇濊��(h霉)浠ュ強闃茬�℃敼鑳藉��銆�
銆�銆�7. 鏀�鎸佸�氳８鏅跺爢鐤婃妧琛�(sh霉)锛堝�侶BM闆嗘垚锛�锛岄��(j矛n)涓�姝ユ摯(ku貌)灞曞付瀵�鍜岃▓绠楄兘鍔涖��

XCVU190-1FLGA2577CE 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬灏嶈▓绠楄兘鍔涘拰闈堟椿鎬ц�佹眰妤甸珮鐨勫牬鏅�涓�锛屽吀鍨嬫噳(y墨ng)鐢ㄥ寘鎷�锛�
銆�銆�1. 鏁�(sh霉)鎿�(j霉)涓�蹇冨姞閫熷崱锛屾彁渚涙��(j墨)鍣ㄥ��(xu茅)缈�(x铆)鎺ㄧ悊銆佹暩(sh霉)鎿�(j霉)搴�鏌ヨ�㈠姞閫熺瓑鍔熻兘銆�
銆�銆�2. 楂橀�熺恫(w菐ng)绲�(lu貌)浜ゆ彌姗�(j墨)鍜岃矾鐢卞櫒涓�鐨勬��(sh霉)鎿�(j霉)鍖呰檿鐞嗚垏杞�(zhu菐n)鐧�(f膩)鎺у埗銆�
銆�銆�3. 鐒＄窔閫氫俊鍩虹珯涓�鐨勫熀甯朵俊铏熻檿鐞�锛屽��5G Massive MIMO鎶�琛�(sh霉)瀵︾従(xi脿n)銆�
銆�銆�4. 閱�(y墨)鐧傚奖鍍忚ō(sh猫)鍌欎腑鐨勫�︽檪鍦栧儚铏曠悊鑸囧垎鏋�銆�
銆�銆�5. 宸ユキ(y猫)鑷�鍕曞寲绯荤��(t菕ng)涓�鐨勯亱鍕曟帶鍒跺拰楂樼簿搴﹀偝鎰熷櫒鏁�(sh霉)鎿�(j霉)閲囬泦銆�
銆�銆�6. 宓屽叆寮忚�栬�虹郴绲�(t菕ng)涓�鐨勭洰妯�(bi膩o)妾㈡脯鑸囪瓨鍒ャ��

XCVU13P-1FHGB2104E
銆�銆�XCVU9P-2FLGA2104E
銆�銆�XCVU33P-2SFVA1760E