XCVU3P-1FFVC1517 鏅傞枔锛�2025/4/29 17:17:39 闁辫畝锛�46

XCVU3P-1FFVC1517 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale+ 绯诲垪 FPGA 鑺墖锛屽熀浜� 16nm FinFET 宸ヨ棟鍒堕€�銆傝┎鑺墖灏堢偤楂樻€ц兘瑷堢畻銆佺恫(w菐ng)绲�(lu貌)閫氫俊銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熷拰楂樼礆淇¤櫉铏曠悊绛夋噳(y墨ng)鐢ㄨ€岃ō(sh猫)瑷堛€傚叾鍏�(n猫i)閮ㄩ泦鎴愪簡澶ч噺鍙法绋嬮倧杓柈鍏�銆丏SP Slice 鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣ㄨ硣婧�锛屽悓鏅傛敮鎸佸绋帴鍙ｅ崝(xi茅)璀帮紝鍖呮嫭 PCIe Gen4 鍜� CCIX锛岃兘澶犳豢瓒冲京(f霉)闆滅殑绯荤当(t菕ng)闆嗘垚闇€姹�銆�
銆€銆€閫欐 FPGA 鎻愪緵浜嗗挤澶х殑骞惰铏曠悊鑳藉姏鍜岄潏娲荤殑纭欢鏋舵(g貌u)锛屽厑瑷遍枊鐧�(f膩)鑰呴€氶亷 Vivado 瑷�(sh猫)瑷堝浠堕€�(j矛n)琛岄珮鏁堥枊鐧�(f膩)銆傛澶�锛屽畠閭勬敮鎸佸绋祵鍏ュ紡铏曠悊鍣紙濡� ARM Cortex-A53锛夛紝寰炶€屽鐝�(xi脿n)杌熺‖绲�(ji茅)鍚堢殑瑷�(sh猫)瑷�銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑CVU3P-1FFVC1517
銆€銆€宸ヨ棟鍒剁▼锛�16nm
銆€銆€FPGA绯诲垪锛歎ltraScale+
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 300 钀€�
銆€銆€DSP Slice 鏁�(sh霉)閲忥細~2880鍊�
銆€銆€RAM 璩囨簮锛殈22MB
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶� 1440 鍊�
銆€銆€閰嶇疆妯″紡锛歋electMAP, Master SPI, Slave SPI
銆€銆€宸ヤ綔闆诲锛�0.85V 鏍搁浕澹擄紝1.0V 杓斿姪闆诲
銆€銆€灏佽椤炲瀷锛欶FVC1517
銆€銆€鏈€澶ф檪閻橀牷鐜囷細瓒呴亷 500MHz

鐗规€�

XCVU3P-1FFVC1517 鎿佹湁浠ヤ笅闂�(gu膩n)閸电壒鎬э細
銆€銆€1. 楂樻€ц兘閭忚集绲�(ji茅)妲�(g貌u)锛氶噰鐢� UltraScale+ 鏋舵(g貌u)锛屾彁渚涙洿楂樻晥鐨勮矾鐢卞拰鏇撮珮鐨勫悶鍚愰噺銆�
銆€銆€2. 鍏�(n猫i)缃� HBM 鏀寔锛氶儴鍒嗗瀷铏熸敮鎸侀珮甯跺鍏�(n猫i)瀛� (HBM)锛屾彁渚涙サ楂樼殑鏁�(sh霉)鎿�(j霉)鍌宠几閫熺巼銆�
銆€銆€3. 寮峰ぇ鐨� DSP 鍔熻兘锛氶厤鍌欏ぇ閲� DSP Slice锛岄仼鐢ㄤ簬娴粸閬嬬畻鍜屼俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€4. 澶氭ǎ鍖栫殑鎺ュ彛锛氭敮鎸侀珮閫熶覆琛屾敹鐧�(f膩)鍣紝閫熺巼楂橀仈(d谩) 32.75Gbps锛屽苟鍏煎 PCIe Gen4 鍜� CCIX 鍗�(xi茅)璀�銆�
銆€銆€5. 瀹夊叏鎬у寮凤細鎻愪緵 AES-256 鍜� SHA-256 鍔犲瘑鍔熻兘锛岀⒑淇� IP 鍜屾暩(sh霉)鎿�(j霉)鐨勫畨鍏ㄦ€с€�
銆€銆€6. 浣庡姛鑰楄ō(sh猫)瑷堬細浣跨敤 16nm FinFET 宸ヨ棟锛屽湪淇濊瓑鎬ц兘鐨勫悓鏅傞檷浣庡姛鑰椼€�
銆€銆€7. 鏄撶敤鎬у挤锛氶€氶亷 Vivado 宸ュ叿閺堢啊鍖栭枊鐧�(f膩)娴佺▼锛屽苟鎻愪緵璞愬瘜鐨� IP 鏍稿拰鍙冭€冭ō(sh猫)瑷�銆�

鎳�(y墨ng)鐢�

瑭� FPGA 鍨嬭櫉寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鐢ㄤ簬鏁�(sh霉)鎿�(j霉)搴煡瑭㈠劒(y艒u)鍖�銆丄I 鎺ㄧ悊鍔犻€熷拰缍�(w菐ng)绲�(lu貌)瀹夊叏铏曠悊銆�
銆€銆€2. 缍�(w菐ng)绲�(lu貌)閫氫俊锛氭敮鎸� 5G 鍩虹珯銆佹牳蹇冪恫(w菐ng)闂�(gu膩n)鍜岃矾鐢卞櫒鐨勯枊鐧�(f膩)銆�
銆€銆€3. 瑕栭牷铏曠悊锛氶仼鐢ㄤ簬 4K/8K 瑕栭牷绶ㄨВ纰煎拰鍦栧儚鍒嗘瀽銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬瀵︽檪鎺у埗鍜岄珮绮惧害鏁�(sh霉)鎿�(j霉)閲囬泦銆�
銆€銆€5. 閱�(y墨)鐧傛垚鍍忥細鎻愪緵蹇€熷湒鍍忛噸寤哄拰瑷烘柗杓斿姪鍔熻兘銆�
銆€銆€6. 鑸┖鑸ぉ鑸囧湅闃诧細婊胯冻鍤�(y谩n)鑻涚挵(hu谩n)澧冧笅鐨勪俊铏熻檿鐞嗗拰閫氫俊闇€姹�銆�