XCVU9P-2FLGC2104I 鏅傞枔锛�2025/5/10 8:58:54 闁辫畝锛�23

XCVU9P-2FLGC2104I鏄疿ilinx鍏徃鎺ㄥ嚭鐨刄ltraScale+绯诲垪涓殑楂樼FPGA鍨嬭櫉锛屽熀浜�16nm宸ヨ棟鍒堕€犮€傝┎鍣ㄤ欢涓昏闈㈠悜楂樺付瀵�銆侀珮鎬ц兘瑷堢畻鍜屽京闆滀俊铏熻檿鐞嗘噳(y墨ng)鐢�銆傚畠鍏峰倷澶ц(gu墨)妯￠倧杓硣婧愩€侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄥ拰璞愬瘜鐨勫瓨鍎插櫒鎺ュ彛锛岄仼鍚堜簬鏁�(sh霉)鎿�(j霉)涓績鍔犻€熴€佺恫(w菐ng)绲�(lu貌)浜ゆ彌銆侀珮绱氶椐涜紨鍔╃郴绲�(t菕ng)锛圓DAS锛夌瓑闋�(l菒ng)鍩熺殑闁嬬櫦(f膩)銆�
銆€銆€瑭茶姱鐗囬噰鐢ㄤ簡鍫嗙枈纭呯墖浜掕伅(li谩n)锛圫SI锛夋妧琛�(sh霉)锛屼互瀵︾従(xi脿n)鏇撮珮鐨勯泦鎴愬害鍜屾€ц兘銆傞€氶亷灏囧鍊嬪姛鑳芥ā濉婃暣鍚堝埌鍠竴灏佽涓�锛孹CVU9P鑳藉鏀寔鏇村京闆滅殑鐣版(g貌u)瑷堢畻浠诲嫏(w霉)銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑CVU9P-2FLGC2104I
銆€銆€宸ヨ棟锛�16nm
銆€銆€閭忚集鍠厓锛氱磩350钀€嬫煡鎵捐〃锛圠UTs锛�
銆€銆€DSP Slice锛�5820鍊�
銆€銆€濉奟AM锛�22MB
銆€銆€宓屽叆寮忓瓨鍎插櫒锛氭渶澶ф敮鎸�2GB HBM2
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂橀仈32.75Gbps
銆€銆€I/O寮曡叧鏁�(sh霉)锛�2104
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C鑷�100掳C
銆€銆€灏佽椤炲瀷锛欶LGC锛團ine Line Grid BGA锛�

鐗规€�

XCVU9P-2FLGC2104I鍏锋湁寮峰ぇ鐨勫彲绶ㄧ▼閭忚集鑳藉姏锛屾敮鎸佸嫊鎱�(t脿i)閮ㄥ垎閲嶉厤缃紙Partial Reconfiguration锛�锛屽厑瑷辩敤鎴跺湪閬嬭鏅傛洿鏂扮壒瀹氬崁(q奴)鍩熺殑鍔熻兘鑰屼笉褰遍熆鍏朵粬閮ㄥ垎鐨勬搷浣溿€�
銆€銆€姝ゅ锛岃┎鍣ㄤ欢闆嗘垚浜咹BM2锛堥珮甯跺瀛樺劜鍣級锛屾彁渚涢珮閬�460GB/s鐨勫収(n猫i)瀛樺付瀵紝闈炲父閬╁悎闇€瑕佸揩閫熸暩(sh霉)鎿�(j霉)铏曠悊鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆傚叾鍏�(n猫i)缃殑楂橀€熶覆琛屾敹鐧�(f膩)鍣ㄦ敮鎸佸绋崝(xi茅)璀帮紝濡侾CIe Gen4銆丆PRI銆�100G浠ュお缍�(w菐ng)绛�銆�
銆€銆€鍦ㄥ姛鑰楃鐞嗘柟闈紝XCVU9P鎻愪緵浜嗛潏娲荤殑闆绘簮鍩熷妰鍒嗗拰鍕曟厠(t脿i)闆诲闋荤巼瑾�(di脿o)绡€(ji茅)锛圖VFS锛夊姛鑳�锛屽公鍔╅枊鐧�(f膩)鑰呭劒(y艒u)鍖栫郴绲�(t菕ng)鐨勮兘鏁堟瘮銆�
銆€銆€鐐轰簡澧炲挤瀹夊叏鎬�锛岃┎FPGA閭勯泦鎴愪簡AES鍔犲瘑寮曟搸鍜屽畨鍏ㄥ暉鍕曞姛鑳�锛岀⒑淇濊ō(sh猫)瑷堢殑瀹夊叏鎬у拰瀹屾暣鎬с€�

鎳�(y墨ng)鐢�

XCVU9P-2FLGC2104I寤ｆ硾鎳�(y墨ng)鐢ㄤ簬楂樻€ц兘瑷堢畻銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熷崱銆佺恫(w菐ng)绲�(lu貌)璺敱鍣ㄨ垏浜ゆ彌姗�銆佽闋诲唬鎾ō(sh猫)鍌�銆侀浄閬斾俊铏熻檿鐞嗕互鍙婃鍣ㄥ缈掓帹鐞嗗姞閫熺瓑闋�(l菒ng)鍩�銆�
銆€銆€鍦ㄩ€氫俊鍩虹(ch菙)瑷�(sh猫)鏂藉缓瑷�(sh猫)涓�锛岄€欐FPGA鍙互浣滅偤鏍稿績铏曠悊鍣ㄤ欢锛岀敤浜庡鐝�(xi脿n)鍩哄付铏曠悊銆佸墠鍌�/鍥炲偝閺堣矾绛夊姛鑳�銆�
銆€銆€鍚屾檪锛屽湪宸ユキ(y猫)鑷嫊鍖栨帶鍒堕牁(l菒ng)鍩�锛屾啈鍊熷叾寮峰ぇ鐨勫鏅傝檿鐞嗚兘鍔涘拰鎺ュ彛鎿村睍鎬�锛孹CVU9P涔熼潪甯搁仼鍚堜綔鐐轰富鎺ц姱鐗囦締妲�(g貌u)寤哄京闆滅殑閬嬪嫊鎺у埗绯荤当(t菕ng)銆�