鏅傞枔锛�2025/5/9 18:28:23
闁辫畝锛�27
XCVU9P-FLGA2104AAZ 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� UltraScale+ 绯诲垪 FPGA 鑺墖锛屽熀浜� 16nm FinFET 鍒剁▼宸ヨ棟鍒堕��銆傝┎鑺墖灏堢偤楂樻�ц兘瑷堢畻銆佺恫(w菐ng)绲￠�氫俊鍜屾暩(sh霉)鎿�(j霉)涓績鍔犻�熺瓑鎳夌敤鑰岃ō瑷�锛屾彁渚涘崜瓒婄殑閭忚集瀵嗗害鍜屼俊铏熻檿鐞嗚兘鍔�銆�
銆�銆�閫欐 FPGA 闆嗘垚浜嗗ぇ閲忕殑鍙法绋嬮倧杓柈鍏�銆丏SP 妯″浠ュ強楂橀�熸敹鐧�(f膩)鍣ㄨ硣婧愶紝鍚屾檪鏀寔澶氱ó鎺ュ彛鍗�(xi茅)璀�锛屽 PCIe Gen4 鍜屼互澶恫(w菐ng) MAC/PHY銆傚畠閭勫叿鍌欓潏娲荤殑鏅傞悩绠＄悊鍜岄浕婧愬劒(y艒u)鍖栧姛鑳斤紝閬╃敤浜庡京闆滅郴绲�(t菕ng)瑷▓銆�
鍨嬭櫉锛歑CVU9P-FLGA2104AAZ
銆�銆�灏佽锛欶LGA2104
銆�銆�I/O 鏁�(sh霉)閲忥細1584
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱� 273 钀��
銆�銆�DSP Slice 鏁�(sh霉)閲忥細6800
銆�銆�BRAM 鏁�(sh霉)閲忥細2720 KB
銆�銆�楂橀�熸敹鐧�(f膩)鍣ㄩ�熺巼锛氭渶楂� 32.75 Gbps
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +125掳C
銆�銆�渚涢浕闆诲锛�1.0V 鏍稿績闆诲锛岃紨鍔╅浕澹� 1.8V 鍜� 3.3V
XCVU9P-FLGA2104AAZ 鎻愪緵浜嗘サ楂樼殑閭忚集瀵嗗害鍜岃睈瀵岀殑纭欢璩囨簮锛岃兘澶犳豢瓒抽珮甯跺鍜屼綆寤堕伈鐨勯渶姹�銆�
銆�銆�鍏朵富瑕佺壒榛炲寘鎷細
銆�銆�1. 寮峰ぇ鐨勪俊铏熻檿鐞嗚兘鍔涳紝鍏�(n猫i)缃ぇ閲� DSP 妯″锛岄仼鐢ㄤ簬寰╅洔鐨勬暩(sh霉)瀛搁亱绠楀拰婵炬尝绠楁硶銆�
銆�銆�2. 楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄦ敮鎸侀珮閬� 32.75Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼锛岄仼鍚堢敤浜庨珮閫熼�氫俊鎺ュ彛銆�
銆�銆�3. 澶氱ó宓屽叆寮忓瓨鍎插櫒妯″锛堝 BRAM 鍜� URAM锛�锛岀偤鏈湴鏁�(sh霉)鎿�(j霉)绶╁瓨鎻愪緵浜嗗厖瓒崇殑瀹归噺銆�
銆�銆�4. 鏀寔澶氱ó琛屾キ(y猫)妯欐簴鍗�(xi茅)璀�锛岀啊鍖栦簡绯荤当(t菕ng)绱氶泦鎴�銆�
銆�銆�5. 鍙厤缃殑瀹夊叏姗熷埗锛屼繚闅滀簡鏁�(sh霉)鎿�(j霉)鐨勫畬鏁存�ц垏淇濆瘑鎬с��
銆�銆�6. 鎻愪緵鍕曟厠(t脿i)閮ㄥ垎閲嶉厤缃紙Partial Reconfiguration锛夊姛鑳�锛屽厑瑷卞湪閬嬭鏅備慨鏀规煇浜涘崁(q奴)鍩熺殑閭忚集锛屽緸鑰屾彁楂樿硣婧愬埄鐢ㄧ巼銆�
XCVU9P-FLGA2104AAZ 寤ｆ硾鎳夌敤浜庨渶瑕侀珮鎬ц兘鍜屽ぇ瀹归噺閭忚集璩囨簮鐨勫牬鏅紝鍏烽珨鍖呮嫭锛�
銆�銆�1. 鏁�(sh霉)鎿�(j霉)涓績鍔犻�熷崱锛岀敤浜� AI 鎺ㄧ悊銆佸姞瀵嗚В瀵嗕互鍙婃暩(sh霉)鎿�(j霉)鍒嗘瀽銆�
銆�銆�2. 缍�(w菐ng)绲¤矾鐢卞櫒鍜屼氦鎻涙瑷倷涓殑娴侀噺绠＄悊鑸囧寘铏曠悊銆�
銆�銆�3. 楂樻�ц兘瑷堢畻闋樺煙锛屼緥濡傚熀鍥犵祫瀛稿垎鏋�銆侀噾铻嶅缓妯＄瓑銆�
銆�銆�4. 閱�(y墨)鐧傚奖鍍忚檿鐞�锛屾瘮濡傚鏅傚湒鍍忛噸寤哄拰瑷烘柗杓斿姪銆�
銆�銆�5. 宸ユキ(y猫)鑷嫊鍖栨帶鍒剁郴绲�(t菕ng)锛屽鐝�(xi脿n)寰╅洔姗熷櫒鐨勭簿纰烘帶鍒�銆�
銆�銆�6. 鐒＄窔鍩虹瑷柦寤鸿ō锛屼緥濡� 5G 鍩虹珯涓殑鍩哄付铏曠悊鍠厓銆�
XCVU7P-FLGA2104AAZ
銆�銆�XCVU5P-FLGA2104AAZ
