鍨嬭櫉锛歑CZU15EG-3FFVC900E
銆�銆�灏佽�濋�炲瀷锛欶FVC900
銆�銆�鍏�(n猫i)鏍告暩(sh霉)閲忥細4鍊婣RM Cortex-A53 + 2鍊婣RM Cortex-R5
銆�銆�宸ヤ綔闋荤巼锛氭渶楂樺彲閬�(d谩) 1.5GHz锛圓53锛�
銆�銆�FPGA 閭忚集鍠�鍏冿細绱� 375K
銆�銆�DSP Slice 鏁�(sh霉)閲忥細绱� 2520
銆�銆�RAM锛氬収(n猫i)缃� 6.9MB BRAM 鍜� ULTRARAM
銆�銆�涓茶�屾敹鐧�(f膩)鍣ㄩ�熺巼锛氭渶楂� 32.75Gbps
銆�銆�渚涢浕闆诲�撹寖鍦嶏��0.675V 鑷� 1.0V 鏍稿績闆诲��锛孖/O 闆诲�撴牴鎿�(j霉)鍏烽珨 Bank 鍙�瑾�(di脿o)

1. 楂樺害闆嗘垚锛氬皣鍙�绶ㄧ▼閭忚集銆佺‖鍖栫殑铏曠悊绯荤当(t菕ng) (PS) 鍜屽�︽檪铏曠悊鍔熻兘闆嗘垚鍦ㄤ竴鍊嬭姱鐗囦腑銆�
銆�銆�2. 寮峰ぇ鐨勮檿鐞嗚兘鍔涳細鍖呭惈鍥涙牳 ARM Cortex-A53 鍜岄洐鏍� ARM Cortex-R5锛屾敮鎸佸�氱ó鎿嶄綔绯荤��(t菕ng)鍜屽�︽檪鎳�(y墨ng)鐢�銆�
銆�銆�3. 楂橀�熸帴鍙ｆ敮鎸侊細鍏峰倷澶氶�氶亾鐨� PCIe Gen3/Gen4銆丏DR4 鍏�(n猫i)瀛樻帶鍒跺櫒銆乁SB 鎺у埗鍣ㄧ瓑璞愬瘜澶栬ō(sh猫)銆�
銆�銆�4. 鍙�绶ㄧ▼鎬э細閫氶亷 FPGA 鐨勫彲绶ㄧ▼閭忚集瀵︾従(xi脿n)鑷�瀹氱京纭�浠跺姞閫熸ā濉�銆�
銆�銆�5. 瀹夊叏鐗规�э細鎻愪緵纭�浠跺姞瀵嗗紩鎿庡拰瀹夊叏鍟熷嫊鏀�鎸�锛岀⒑淇濈郴绲�(t菕ng)鐨勫畨鍏ㄦ��銆�
銆�銆�6. 浣庡姛鑰楄ō(sh猫)瑷堬細閲囩敤鍏堥��(j矛n)鐨� FinFET 宸ヨ棟锛屽劒(y艒u)鍖栦簡闈滄厠(t脿i)鍜屽嫊鎱�(t脿i)鍔熻��銆�

1. 宓屽叆寮忚�栬�虹郴绲�(t菕ng)锛氬�傚伐妤�(y猫)鐩告�熴�侀啱(y墨)鐧傛垚鍍忚ō(sh猫)鍌欑瓑銆�
銆�銆�2. 閫氫俊鍩虹��(ch菙)瑷�(sh猫)鏂斤細鍖呮嫭 5G 鍩虹珯銆佸皬鍨嬭渹绐╃恫(w菐ng)绲�(lu貌)绛�銆�
銆�銆�3. 宸ユキ(y猫)鑷�鍕曞寲锛氱敤浜庡�︽檪鎺у埗鍜屾暩(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)銆�
銆�銆�4. 姹借粖闆诲瓙锛欰DAS锛堥珮绱氶�曢�涜紨鍔╃郴绲�(t菕ng)锛�銆佽嚜鍕曢�曢�涘钩鑷恒��
銆�銆�5. 閭婄罚瑷堢畻锛氫綔鐐洪倞绶ｆ湇鍕�(w霉)鍣ㄧ殑鏍稿績铏曠悊鍣�锛屾敮鎸� AI 鎺ㄧ悊绛夊姛鑳姐��
銆�銆�6. 鍦嬮槻鑸囪埅绌鸿埅澶╋細闇�瑕侀珮鍙�闈犳�у強寰�(f霉)闆滀俊铏熻檿鐞嗙殑浠诲嫏(w霉)銆�
銆�銆�7. 鏁�(sh霉)鎿�(j霉)涓�蹇冨姞閫燂細閫氶亷 FPGA 鐨勭‖浠跺姞閫熻兘鍔涙彁鍗囩壒瀹氫换鍕�(w霉)鐨勬�ц兘銆�

XCZU15EF-3FFVC900E
銆�銆�XCZU15EG-2FFVC900E