XCZU27DR-2FSVE1156E 鏅�(sh铆)闁擄細2025/5/14 16:57:17 闁辫畝锛�21

XCZU27DR-2FSVE1156E 鏄竴娆剧敱 Xilinx锛堢従(xi脿n)灞簬 AMD锛夌敓鐢�(ch菐n)鐨勯珮绔� UltraScale+ 绯诲垪 FPGA 鑺墖銆傝┎绯诲垪閲囩敤鍏堥€�(j矛n)鐨� FinFET 宸ヨ棟鎶€琛�(sh霉)鍒堕€�锛屽叿鏈夐珮瀵嗗害閭忚集鍠厓銆侀珮閫熸敹鐧�(f膩)鍣ㄥ拰璞愬瘜鐨� DSP Slice锛岄仼鐢ㄤ簬寰�(f霉)闆滅殑鏁�(sh霉)鎿�(j霉)铏曠悊銆侀€氫俊绯荤当(t菕ng)浠ュ強宓屽叆寮忚▓(j矛)绠楃瓑鍫存櫙銆�
銆€銆€瑭插瀷铏�(h脿o)涓殑 XC 琛ㄧず Xilinx 鍏徃锛孼U27 鎸囧畾鍏烽珨鐢�(ch菐n)鍝佺郴鍒楄垏瑕�(gu墨)妯�锛孌浠ｈ〃灏佽椤炲瀷鐐� BGA 灏佽锛孯鍓囪〃绀哄寮�(qi谩ng)鏁ｇ啽鐗规€�銆�-2 鏄€熷害绛夌礆(j铆)妯�(bi膩o)璀�(sh铆)锛孎(xi脿n)SVE1156 琛ㄧず灏佽澶у皬鐐� 1156 鐞冩煹闄ｅ垪锛孍琛ㄧず鍟嗙敤绱�(j铆)婧害鑼冨湇锛�0掳C 鑷� 85掳C锛�銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛氱磩 268K
銆€銆€DSP Slice 鏁�(sh霉)閲忥細3520
銆€銆€RAM 璩囨簮锛殈14.9Mb
銆€銆€鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶楂橀仈(d谩) 32.75Gbps
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶氭敮鎸� 354 鍊�(g猫)
銆€銆€宸ヨ棟绡€(ji茅)榛�(di菐n)锛�16nm
銆€銆€渚涢浕闆诲锛氭牳蹇冮浕澹撶偤 0.85V锛孖/O 闆诲鏀寔澶氱ó妯�(bi膩o)婧�(zh菙n)
銆€銆€灏佽褰㈠紡锛�1156 鐞� FS-BGA
銆€銆€宸ヤ綔婧害鑼冨湇锛�0掳C 鑷� 85掳C

鐗规€�

XCZU27DR 鎻愪緵浜嗗挤(qi谩ng)澶х殑骞惰鏁�(sh霉)鎿�(j霉)铏曠悊鑳藉姏锛岄仼鐢ㄤ簬闇€瑕佸(sh铆)鏅�(sh铆)楂樻€ц兘瑷�(j矛)绠楃殑鍫村悎銆傚畠闆嗘垚浜嗗鏍� ARM Cortex-A53 铏曠悊鍣ㄧ‖鏍�锛屽舰鎴愪簡涓€鍊�(g猫)鍙摯(ku貌)灞曠殑鐣版(g貌u)铏曠悊骞宠嚭(t谩i) PS锛圥rocessing System锛夎垏 PL锛圥rogrammable Logic锛�銆�
銆€銆€姝ゅ锛岃┎鍣ㄤ欢閭勫叿鍌欎互涓嬬壒鎬э細
銆€銆€- 楂橀€熶覆琛屾敹鐧�(f膩)鍣�锛屾敮鎸佸寘鎷� PCIe Gen4銆丆PRI銆丣ESD204B/C 鍦ㄥ収(n猫i)鐨勫绋崝(xi茅)璀�銆�
銆€銆€- 鍏�(n猫i)缃ぇ瀹归噺濉� RAM 鍜屽垎甯冨紡 RAM锛屾豢瓒冲京(f霉)闆滅殑瀛樺劜(ch菙)闇€姹傘€�
銆€銆€- 鏀寔 DDR4 鍏�(n猫i)瀛樻帴鍙�锛屽付瀵珮閬�(d谩)鏁�(sh霉)鍗冨厗瀛楃瘈(ji茅)姣忕銆�
銆€銆€- 鎻愪緵闈堟椿鐨勬檪(sh铆)閻樼鐞嗗伐鍏�锛屽寘鎷� PLL 鍜� MMCM 妯″銆�
銆€銆€- 澧炲挤(qi谩ng)鐨勫畨鍏ㄥ姛鑳�锛屽 AES-256 鍔犲瘑鍜� SHA-3 瑾�(r猫n)璀�锛屼繚璀�(h霉)瑷�(sh猫)瑷�(j矛)鐭ヨ瓨(sh铆)鐢�(ch菐n)娆�(qu谩n)銆�

鎳�(y墨ng)鐢�

閫欐鑺墖寤ｆ硾鎳�(y墨ng)鐢ㄤ簬鍚勯楂樻€ц兘瑷�(j矛)绠楅牁(l菒ng)鍩�锛屼緥濡傦細
銆€銆€- 鐒＄窔閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤紝濡� 5G 鍩虹珯鐨勫熀甯惰檿鐞嗗柈鍏�銆�
銆€銆€- 瑕栭牷鍜屽湒鍍忚檿鐞嗭紝鍖呮嫭楂樻竻瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佽▓(j矛)绠楁(j墨)瑕栬銆�
銆€銆€- 鏁�(sh霉)鎿�(j霉)涓績鍔犻€熷崱锛岀敤浜� AI 鎺ㄧ悊銆佹暩(sh霉)鎿�(j霉)澹撶府鍜岀恫(w菐ng)绲�(lu貌)鍗歌級銆�
銆€銆€- 宸ユキ(y猫)鑷嫊(d貌ng)鍖栬ō(sh猫)鍌欙紝鎻愪緵瀵�(sh铆)鏅�(sh铆)鎺у埗鍜岄珮鍙潬鎬ч亱(y霉n)琛�銆�
銆€銆€- 閱�(y墨)鐧傚奖鍍忚ō(sh猫)鍌�锛岃檿鐞嗗京(f霉)闆滅殑鍦栧儚閲嶅缓绠楁硶銆�