NLV17SZ74USG 鏅傞枔锛�2025/6/9 15:04:46 闁辫畝锛�2

NLV17SZ74USG 鏄竴娆剧敱瀹夋．缇庯紙ON Semiconductor锛夌敓鐢�(ch菐n)鐨勯珮鎬ц兘鍥涜矾闆欒几鍏ユ鑸囬潪闁€锛圦uad 2-Input Positive AND-OR-Invert Gate锛�銆傝┎鑺墖灞簬74LVC绯诲垪锛岄噰鐢ㄥ厛閫茬殑CMOS鎶€琛�(sh霉)鍒堕€狅紝鑳藉鍦ㄤ綆闆诲鐠�(hu谩n)澧冧笅鎻愪緵楂橀﹨(q奴)鍕曡兘鍔涘拰蹇€熼枊闂�(gu膩n)鎬ц兘銆傞€欐鍣ㄤ欢閬╃敤浜庨渶瑕佷綆鍔熻€楀拰楂橀€熼亱琛岀殑鏁�(sh霉)瀛楅浕璺ō(sh猫)瑷�锛屽唬娉涚敤浜庤▓绠楁銆侀€氫俊瑷�(sh猫)鍌�銆佹秷璨婚浕瀛愬拰鍏朵粬宸ユキ(y猫)鎳�(y墨ng)鐢ㄤ腑銆�
銆€銆€鍏跺皝瑁濆舰寮忕偤TSSOP (Thin Shrink Small Outline Package)锛屽叿鏈夊皬鍨嬪寲銆佺瘈(ji茅)鐪佺┖闁撶殑鐗归粸锛岄潪甯搁仼鍚堝皪灏哄鏈夊毚鏍艰姹傜殑鎳�(y墨ng)鐢ㄥ牬鏅�銆�

鍙冩暩(sh霉)

閭忚集鍔熻兘锛氬洓璺洐杓稿叆姝ｈ垏鎴栭潪闁€
銆€銆€闆绘簮闆诲鑼冨湇锛�1.65V 鑷� 5.5V
銆€銆€杓稿嚭闆绘祦锛�32mA锛堟渶澶у€硷級
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +125掳C
銆€銆€鍌虫挱寤堕伈鏅傞枔锛氭渶澶�4.8ns锛堝湪VCC=3.3V鏅傦級
銆€銆€闈滄厠(t脿i)闆绘祦锛氭渶澶�1渭A锛堝湪VCC=1.8V鏅傦級
銆€銆€灏佽褰㈠紡锛歍SSOP

鐗规€�

NLV17SZ74USG 鐨勪富瑕佺壒鎬у寘鎷細
銆€銆€1. 瀵浕婧愰浕澹撹寖鍦嶆敮鎸佸緸1.65V鍒�5.5V鐨勬搷浣滐紝浣垮叾鍏煎澶氱ó渚涢浕鐠�(hu谩n)澧�銆�
銆€銆€2. 妤典綆鐨勯潨鎱�(t脿i)闆绘祦娑堣€�锛屽湪渚挎敎寮忚ō(sh猫)鍌欏拰闆绘睜渚涢浕绯荤当(t菕ng)涓兘澶犻’钁楀欢闀风簩(x霉)鑸檪闁撱€�
銆€銆€3. 楂橀€熷垏鎻涜兘鍔�锛屽吀鍨嬪偝鎾欢閬叉檪闁撳儏鐐�4.8ns锛岀⒑淇濇暩(sh霉)鎿�(j霉)铏曠悊鐨勯珮鏁堟€�銆�
銆€銆€4. 宸ヤ綔婧害鑼冨湇瀵唬锛岄仼鎳�(y墨ng)鍚勭ó鎯″姡鐠�(hu谩n)澧冧笅鐨勪娇鐢ㄩ渶姹傘€�
銆€銆€5. 鍏峰倷鍑鸿壊鐨勬姉闆荤骞叉摼鑳藉姏锛岀⒑淇濅俊铏熷偝杓�?sh霉)濮嗏偓(w臎n)瀹氭€у拰鍙潬鎬с€�
銆€銆€6. 灏忓瀷鍖栫殑TSSOP灏佽锛岀瘈(ji茅)鐪丳CB绌洪枔骞剁啊鍖栧竷灞€瑷�(sh猫)瑷堛€�

鎳�(y墨ng)鐢�

NLV17SZ74USG 涓昏鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 瑷堢畻姗熶富鏉垮強澶栬ō(sh猫)涓殑淇¤櫉铏曠悊鍜屾帶鍒堕倧杓�銆�
銆€銆€2. 閫氫俊瑷�(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)璺敱鍜屽崝(xi茅)璀拌綁(zhu菐n)鎻涖€�
銆€銆€3. 娑堣不椤為浕瀛愮敘(ch菐n)鍝佸鏅鸿兘鎵嬫銆佸钩鏉块浕鑵︾瓑鍏�(n猫i)閮ㄧ殑鏁�(sh霉)鎿�(j霉)绠＄悊鍜屽悓姝�銆�
銆€銆€4. 宸ユキ(y猫)鑷嫊鍖栨帶鍒剁郴绲�(t菕ng)鐨勪俊铏熻檿鐞嗘ā濉娿€�
銆€銆€5. 閱�(y墨)鐧傚剙鍣ㄤ腑鐨勫鏅傜洠(ji膩n)娓拰鏁�(sh霉)鎿�(j霉)鍒嗘瀽鍠厓銆�
銆€銆€6. 鑸┖鑸ぉ鍜岃粛浜嬮牁(l菒ng)鍩熺殑楂樺彲闈犳€ф暩(sh霉)瀛楅浕璺ō(sh猫)瑷堛€�