绯诲垪锛欰rtix-7
銆�銆�鍨嬭櫉(h脿o)锛歑A7K160T-1FFG676Q
銆�銆�灏佽�濓細FFG676
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�484
銆�銆�閰嶇疆妯″紡锛歋electMAP, JTAG, SPI
銆�銆�鐢ㄦ埗鍙�鐢ㄩ倧杓�鍠�鍏冿��163K
銆�銆�DSP 鐗囨暩(sh霉)锛�420
銆�銆�鍏�(n猫i)閮� RAM (KB)锛�1580
銆�銆�鏈�澶у伐浣滈牷鐜� (MHz)锛�550
銆�銆�鍔熻�楋紙鍏稿瀷鍊硷級锛�2.5W
銆�銆�宸ヨ棟鍒剁▼锛�28nm
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C 鑷� +100掳C
銆�銆�闆绘簮闆诲�擄��0.9V 鏍稿績闆诲�� / 1.0V I/O 闆诲��

XA7K160T-1FFG676Q 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鑸囦綆鍔熻�楃祫鍚�銆傚叾鍩轰簬 28nm High-K Metal Gate 宸ヨ棟锛岀⒑淇濅簡鏇撮珮鐨勬櫠楂旂�″瘑搴﹀拰鏇翠綆鐨勯潨鎱�(t脿i)鍔熻��銆�
銆�銆�鑺�鐗囧��(n猫i)闆嗘垚浜嗗ぇ閲忕殑閭忚集鍠�鍏冨�� DSP Slice锛岄仼鐢ㄤ簬寰�(f霉)闆滅殑淇¤櫉(h脿o)铏曠悊浠诲嫏(w霉)銆傚悓鏅�(sh铆)锛屽畠閭勬敮鎸佸�氶��(d谩) 12 鍊�(g猫) GTH 鏀剁櫦(f膩)鍣�锛屽彲浠ュ��(sh铆)鐝�(xi脿n)楂橀仈(d谩) 12.5Gbps 鐨勬暩(sh霉)鎿�(j霉)鍌宠几閫熺巼銆�
銆�銆�姝ゅ��锛孹A7K160T-1FFG676Q 鎻愪緵闈堟椿鐨勬檪(sh铆)閻樼�＄悊閬搁��(xi脿ng)浠ュ強澧炲挤(qi谩ng)鐨勫畨鍏ㄧ壒鎬�锛屽寘鎷� AES 鍜� RSA 鍔犲瘑鏀�鎸併�傞�欎娇寰楀畠闈炲父閬╁悎闇�瑕侀珮搴﹀彲闈犳�у拰瀹夊叏鎬х殑鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆�
銆�銆�鐐轰簡绨�(ji菐n)鍖栭枊鐧�(f膩)娴佺▼锛孹ilinx 鎻愪緵浜� Vivado Design Suite 鍜岀浉闂�(gu膩n) IP 鏍镐締骞�鍔╁伐绋嬪斧蹇�閫熸惌寤虹郴绲�(t菕ng)鍘熷瀷骞堕��(j矛n)琛岄��(y脿n)璀�銆�

XA7K160T-1FFG676Q 涓昏�佺敤浜庝互涓嬮��(l菒ng)鍩燂細
銆�銆�1. 宓屽叆寮忚�栬�虹郴绲�(t菕ng)锛氫緥濡傛��(j墨)鍣ㄨ�栬�哄拰鏅鸿兘鐩�(ji膩n)鎺�?c谩i)z鍍忛牠銆�
銆�銆�2. 閱�(y墨)鐧傝ō(sh猫)鍌欙細濡傝秴鑱叉尝鎺冩弿鍎�銆丆T 鎺冩弿鍎�绛�銆�
銆�銆�3. 宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栵細鍙�绶ㄧ▼閭忚集鎺у埗鍣� (PLC) 鍜岄亱(y霉n)鍕�(d貌ng)鎺у埗绯荤当(t菕ng)銆�
銆�銆�4. 閫氫俊鍩虹��(ch菙)瑷�(sh猫)鏂斤細灏忓瀷铚傜�╁熀绔�銆佸井娉㈠洖鍌宠ō(sh猫)鍌欍��
銆�銆�5. 鑸�绌鸿埅澶╄垏鍦�(gu贸)闃诧細闆烽仈(d谩)绯荤当(t菕ng)銆佽��(w猫i)鏄熼�氫俊杓夎嵎銆�
銆�銆�6. 楂橀�熸暩(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋愶細娓�(c猫)瑭︽脯(c猫)閲�?j墨)x鍣ㄥ拰绉戝��(xu茅)瀵�(sh铆)椹�(y脿n)骞宠嚭(t谩i)銆�
銆�銆�鐢变簬鍏跺挤(qi谩ng)澶х殑鎬ц兘鍜屽唬娉涚殑澶栬ō(sh猫)鏀�鎸侊紝閫欐�� FPGA 骞句箮鍙�浠ヨ�嗚搵鎵�鏈夊皪(du矛)瑷�(j矛)绠楄兘鍔涜�佹眰杓冮珮鐨勫��(ch菐ng)鍚�銆�

XA7K160T-2FFG676I
銆�銆�XA7K160T-2FFG676E
銆�銆�XA7K160T-1FFG676E