鏅傞枔锛�2025/4/29 16:33:05
闁辫畝锛�35
XC5VLX110-1FF676C鏄疿ilinx鍏徃鎺ㄥ嚭鐨刅irtex-5绯诲垪FPGA鑺墖涓殑涓�鍊嬪瀷铏�銆傝┎绯诲垪鍣ㄤ欢閲囩敤鍏堥�茬殑65nm宸ヨ棟鍒堕��锛屽叿鏈夐珮瀵嗗害閭忚集銆侀珮鎬ц兘宓屽叆寮忓瓨鍎插櫒濉婂拰DSP鍒囩墖锛屾敮鎸佸绋珮鎬ц兘涓茶鎺ュ彛妯欐簴銆傛鐗瑰畾鍨嬭櫉閬╃敤浜庡京闆滄暩(sh霉)瀛椾俊铏熻檿鐞嗐�侀�氫俊绯荤当(t菕ng)瑷▓銆佸湒鍍忚檿鐞嗕互鍙婃脯瑭︽脯閲忕瓑鎳夌敤闋樺煙銆�
銆�銆�Virtex-5绯诲垪鎻愪緵浜嗗绋姛鑳芥ā濉�锛屽RocketIO鏀剁櫦(f膩)鍣ㄣ�丳owerPC铏曠悊鍣ㄦ牳锛堥儴鍒嗗瀷铏熸敮鎸侊級銆佸皥鐢ㄧ殑纭欢涔樻硶鍣ㄥ拰璞愬瘜鐨勮Ц鐧�(f膩)鍣ㄨ垏鏌ユ壘琛ㄨ硣婧�锛屼娇鍏舵垚鐐洪珮鎬ц兘瑷堢畻鐨勭悊鎯抽伕鎿�銆�
鍨嬭櫉锛歑C5VLX110-1FF676C
銆�銆�绯诲垪锛歏irtex-5
銆�銆�宸ヨ棟锛�65nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細绱�110K
銆�銆�RAM瀹归噺锛�4.9Mb
銆�銆�DSP Slice鏁�(sh霉)閲忥細360鍊�
銆�銆�I/O寮曡叧鏁�(sh霉)锛�676
銆�銆�閰嶇疆妯″紡锛歋lave Serial, Master SelectMAP, etc.
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C鑷�+85掳C
銆�銆�渚涢浕闆诲锛氬収鏍�1.0V锛孖/O鍙
銆�銆�灏佽褰㈠紡锛欶FG676
XC5VLX110-1FF676C鍏峰倷浠ヤ笅涓昏鐗规�э細
銆�銆�1. 楂樻�ц兘鏋舵锛氭敮鎸侀珮閬�500MHz浠ヤ笂鐨勬檪閻橀牷鐜�锛岃兘澶犳豢瓒宠嫑鍒荤殑鎳夌敤闇�姹傘��
銆�銆�2. 宓屽叆寮忓瓨鍎插櫒锛氬収缃ぇ閲忓垎甯冨紡RAM鍜屽RAM锛岄仼鍚堢敤浜庣珐瀛樻垨FIFO瑷▓銆�
銆�銆�3. DSP鍔熻兘澧炲挤锛氭瘡鍊婦SP Slice鍖呭惈鍏╁��18x18涔樻硶鍣ㄥ強闄勫姞鍔犳硶/绱姞鍔熻兘锛岄潪甯搁仼鍚堝鐝�(xi脿n)寰╅洔鐨勬暩(sh霉)瀛搁亱绠�銆�
銆�銆�4. 楂橀�熶覆琛岄�ｆ帴锛氶泦鎴愬閬�12鍊婻ocketIO鏀剁櫦(f膩)鍣�锛屾暩(sh霉)鎿�(j霉)鍌宠几閫熺巼鏈�楂樺彲閬�6.5Gbps锛屽唬娉涙噳鐢ㄤ簬PCIe銆乆AUI绛夊崝(xi茅)璀般��
銆�銆�5. 闈堟椿鐨勬檪閻樼鐞嗭細鏀寔澶氳矾鐛ㄧ珛PLL/DLL妯″锛岀偤绯荤当(t菕ng)鎻愪緵绮炬簴鐨勬檪閻樺垎閰嶈垏鍚屾鎺у埗銆�
銆�銆�6. 鍔熻�楀劒(y艒u)鍖栵細閫氶亷PowerPro鎶�琛擄紝鐢ㄦ埗鍙互鏍规摎(j霉)瀵﹂殯闇�瑕佽鏁村伐浣滅媭鎱�(t脿i)锛屽緸鑰岄檷浣庢暣楂斿姛鑰楁按骞�銆�
XC5VLX110-1FF676C鍥犲叾寮峰ぇ鐨勫姛鑳借�岃寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 閫氫俊鍩虹瑷柦锛氬寘鎷劇绶氬熀绔�銆佽矾鐢卞櫒銆佷氦鎻涙绛夎ō鍌欎腑鐨勬牳蹇冩暩(sh霉)鎿�(j霉)铏曠悊浠诲嫏銆�
銆�銆�2. 鍦栧儚鑸囪闋昏檿鐞嗭細閬╃敤浜庡唬鎾礆瑕栭牷绶ㄧ⒓瑙ｇ⒓銆佸鏅傚湒鍍忓垎鏋愮瓑鍫存櫙銆�
銆�銆�3. 宸ユキ(y猫)鑷嫊鍖栵細鐢ㄤ簬閬嬪嫊鎺у埗銆佹鍣ㄤ汉瑕栬璀樺垾绛夎姹傚揩閫熼熆鎳夊拰楂樼簿搴︽搷浣滅殑鍫村悎銆�
銆�銆�4. 閱�(y墨)鐧傞浕瀛愶細濡傝秴鑱叉尝鎴愬儚绯荤当(t菕ng)銆丆T鎺冩弿鍎�涓殑淇¤櫉閲囬泦鑸囧悗绔檿鐞�銆�
銆�銆�5. 娓│鑸囨脯閲忥細鍚勯楂橀�熺ず娉㈠櫒銆佷俊铏熺櫦(f膩)鐢熷櫒鐨勬牳蹇冪祫浠躲��
XC5VLX110T-1FF1136C
