鍨嬭櫉锛歑C6SLX150T-2FG900I
銆�銆�绯诲垪锛歋partan-6
銆�銆�灏佽�濓細FG900
銆�銆�閫熷害绛夌礆锛�-2
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細150K
銆�銆�閰嶇疆闁冨瓨锛氫笉鏀�鎸佺墖涓婇杻瀛橈紙闇�澶栫疆閰嶇疆鑺�鐗囷��
銆�銆�DSP Slice 鏁�(sh霉)閲忥細360
銆�銆�Block RAM 鏁�(sh霉)閲忥細1280KB
銆�銆�I/O 寮曡叧鏁�(sh霉)锛�656
銆�銆�宸ヤ綔闆诲�擄��1.2V 鏍稿績闆诲�� / 1.5V 鎴� 1.8V I/O 闆诲��
銆�銆�婧�搴﹁寖鍦嶏��-40掳C 鑷� +85掳C 鍟嗘キ(y猫)绱�

XC6SLX150T-2FG900I 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鑸囬潏娲绘��锛屽叾涓昏�佺壒鎬у寘鎷�锛�
銆�銆�1. 鍏�(n猫i)缃�澶ч噺閭忚集鍠�鍏冨拰瀛樺劜鍣ㄥ��锛岄仼鍚堝京(f霉)闆滅畻娉曞�︾��(xi脿n)銆�
銆�銆�2. 鍖呭惈灏堥杸瑷�(sh猫)瑷堢殑 DSP Slice锛岃兘澶犲姞閫熶箻娉曠疮鍔犵瓑閬嬬畻锛岄潪甯搁仼鍚堟暩(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆�銆�3. 鏀�鎸佸�氱ó閰嶇疆妯″紡锛屽寘鎷�寰炲�栭儴涓茶�� PROM 鍔犺級鎴栭�氶亷 JTAG 鎺ュ彛閫茶�岄厤缃�銆�
銆�銆�4. 鎻愪緵闈堟椿鐨勬檪閻樼�＄悊鍔熻��锛屽寘鎷� PLL 鍜� DCM 妯″��锛屽彲浠ョ敓鎴愮簿纰虹殑鏅傞悩淇¤櫉銆�
銆�銆�5. 鍏锋湁璞愬瘜鐨� I/O 璩囨簮锛屽苟涓旀敮鎸佸�氱ó妯欐簴鍗�(xi茅)璀帮紝濡� LVDS銆丳CI Express 鍜� Gigabit Transceivers銆�
銆�銆�6. 浣跨敤 45nm CMOS 宸ヨ棟鎶�琛�(sh霉)锛屽湪淇濊瓑楂樻�ц兘鐨勫悓鏅傞檷浣庡姛鑰�銆�
銆�銆�7. 闆嗘垚浜嗗垎甯冨紡鍏�(n猫i)瀛樺拰 Block RAM锛屼究浜庢暩(sh霉)鎿�(j霉)绶╁瓨鍜� FIFO 瑷�(sh猫)瑷�銆�
銆�銆�8. 鎻愪緵鍏ㄩ潰鐨勮ō(sh猫)瑷堝伐鍏锋敮鎸�锛屼緥濡� ISE Design Suite锛岀啊鍖栭枊鐧�(f膩)娴佺▼銆�

瑭� FPGA 鍣ㄤ欢寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬�嬮牁(l菒ng)鍩燂細
銆�銆�1. 宸ユキ(y猫)鎺у埗锛氬�︽檪鏁�(sh霉)鎿�(j霉)閲囬泦鍜岃檿鐞�銆侀亱鍕曟帶鍒�銆�
銆�銆�2. 宓屽叆寮忚�栬�猴細鍦栧儚铏曠悊銆佹�熷櫒瑕栬��銆�
銆�銆�3. 閫氫俊瑷�(sh猫)鍌欙細鍩哄付淇¤櫉铏曠悊銆佸崝(xi茅)璀拌綁(zhu菐n)鎻涖��
銆�銆�4. 娑堣不闆诲瓙锛氳�栭牷绶ㄨВ纰�銆侀煶闋昏檿鐞�銆�
銆�銆�5. 閱�(y墨)鐧傚剙鍣�锛氳秴鑱叉尝鎴愬��銆佹暩(sh霉)鎿�(j霉)娴佸偝杓搞��
銆�銆�6. 姹借粖闆诲瓙锛欰DAS 杓斿姪椐曢�涚郴绲�(t菕ng)涓�鐨勬��(sh霉)鎿�(j霉)铻嶅悎鑸囪檿鐞�銆�
銆�銆�鐢变簬鍏堕珮闆嗘垚搴﹀拰闈堟椿鎬э紝XC6SLX150T-2FG900I 鎴愮偤鐪惧�氬��(f霉)闆滅郴绲�(t菕ng)鐨勭悊鎯抽伕鎿�銆�

XC6SLX150T-3FG900I
銆�銆�XC6SLX150T-2C FG900I
銆�銆�XC6SLX150T-3C FG900I