鏅傞枔锛�2025/5/28 13:45:33
闁辫畝锛�16
XC6SLX16-3FT256C 鏄� Xilinx 鍏徃 Spartan-6 绯诲垪 FPGA 鐨勪竴绋瀷铏�銆傝┎绯诲垪鍣ㄤ欢鍩轰簬鎴愮啛鐨� 45nm 鍒剁▼宸ヨ棟锛屾彁渚涜睈瀵岀殑閭忚集璩囨簮銆佸祵鍏ュ紡濉婂瓨鍎插櫒鍜� DSP 妯″锛岄仼鐢ㄤ簬鍚勭ó涓綆瀵嗗害鎳夌敤銆俋C6SLX16 鐗瑰垾閬╁悎闇�瑕侀珮鎬ц兘銆佷綆鍔熻�椾互鍙婁綆鎴愭湰鐨勫牬鏅�傛鑺墖鍏锋湁 -3 閫熷害绛夌礆锛岄噰鐢� FT256 灏佽褰㈠紡銆�
銆�銆� Spartan-6 FPGA 涓昏鍒嗙偤鍏╁�嬫灦妲嬮鍒ワ細LC锛圠ogic Core锛夊拰 QP锛圦Pro-QPCI锛�銆俋C6SLX16 灞簬 LC 椤炲瀷锛屼富瑕侀潰鍚戦�氱敤閭忚集鎳夌敤銆�
鍨嬭櫉锛歑C6SLX16-3FT256C
銆�銆�绯诲垪锛歋partan-6
銆�銆�鍒堕�犲晢锛歑ilinx
銆�銆�灏佽椤炲瀷锛欶T256
銆�銆�閫熷害绛夌礆锛�-3
銆�銆�閰嶇疆妯″紡锛氬緸 SPI 鎴栭倞鐣屾巸鎻�
銆�銆�閭忚集鍠厓鏁�(sh霉)锛氱磩 16,760
銆�銆�RAM 瀹归噺锛氱磩 360 KB 鍒嗗竷寮� RAM 鍜� 1,152 KB 濉� RAM
銆�銆�DSP Slice 鏁�(sh霉)閲忥細40
銆�銆�I/O 鏁�(sh霉)閲忥細168
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
XC6SLX16-3FT256C 鎻愪緵浜嗛珮搴﹂潏娲荤殑鍙法绋嬮倧杓硣婧�锛屽苟闆嗘垚浜嗚ū澶氬皥鐢ㄧ‖浠舵ā濉婁締鍔犻�熺壒瀹氬姛鑳�銆傚畠鏀寔澶氱ó閰嶇疆閬搁爡锛屽寘鎷富 SPI銆佸緸 SPI 鍜岄倞鐣屾巸鎻忕瓑銆傝┎ FPGA 閰嶅倷浜嗚睈瀵岀殑 I/O 璩囨簮锛屾敮鎸佸绋帴鍙ｆ婧栵紝渚嬪 LVCMOS銆丩VDS 鍜屽樊鍒嗕俊铏熷偝杓�銆�
銆�銆� 鐗囦笂鏅傞悩绠＄悊妯″ (DCM) 鎻愪緵浜嗙簿纰虹殑鏅傞悩鍒嗛厤鍜岀浉浣嶈鏁村姛鑳�锛屽悓鏅傞倓鏈夋暩(sh霉)瀛楁檪閻樼鐞嗗櫒 (DCM) 鍜岄帠鐩哥挵(hu谩n) (PLL) 鍙敤浜庨牷鐜囧悎鎴愯垏鎶栧嫊娑堥櫎銆傛澶栵紝XC6SLX16 鍏х疆浜� Block RAM 鍜屽垎甯冨紡 RAM锛岃兘澶犲鐝�(xi脿n)楂樻晥鐨勫瓨鍎茶В姹烘柟妗�銆�
銆�銆� 鍦ㄥ姛鑰楁柟闈紝Spartan-6 绯诲垪閲囩敤浜� Power-Smart 鏋舵锛岄�氶亷鍕曟厠(t脿i)鍔熻�楃鐞嗗拰鍎�(y艒u)鍖栬ō瑷堥’钁楅檷浣庝簡閬嬭鑳借�楋紝闈炲父閬╁悎渚挎敎寮忚ō鍌欐垨灏嶅姛鑰楁晱鎰熺殑鎳夌敤鍫存櫙銆�
XC6SLX16-3FT256C 寤ｆ硾鎳夌敤浜庡伐妤�(y猫)鎺у埗銆侀�氫俊鍩虹瑷柦銆佽闋荤洠(ji膩n)鎺�銆侀啱(y墨)鐧傛垚鍍�銆佹秷璨婚闆诲瓙鐢㈠搧浠ュ強姹借粖闆诲瓙绛夐牁鍩�銆傚叿楂旀噳鐢ㄥ牬鏅寘鎷絾涓嶉檺浜庯細
銆�銆�- 宸ユキ(y猫)鑷嫊鍖栦腑鐨勫鏅傛暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�
銆�銆�- 閫氫俊绯荤当(t菕ng)鐨勫崝(xi茅)璀版⿱鎺ュ拰淇¤櫉瑾跨悊
銆�銆�- 瑕栭牷铏曠悊鑸囧湒鍍忓寮�
銆�銆�- 閱�(y墨)鐧傝ō鍌欎腑鐨勫偝鎰熷櫒鏁�(sh霉)鎿�(j霉)铻嶅悎
銆�銆�- 娑堣不椤炵敘鍝佺殑鐢ㄦ埗鐣岄潰浜や簰鑸囧湒褰㈠姞閫�
銆�銆�- 姹借粖闆诲瓙涓殑 CAN 绺界窔鎺у埗鍣ㄨ垏淇¤櫉杞夋彌
銆�銆�鍏堕珮鎬у児姣斿拰闈堟椿鎬т娇鍏舵垚鐐虹溇澶氬祵鍏ュ紡绯荤当(t菕ng)闁嬬櫦(f膩)鐨勭悊鎯抽伕鎿�銆�
XC6SLX16-2FT256C
銆�銆�XC6SLX16-3CSG324C
銆�銆�XC6SLX16-3FTG256I
