鏅傞枔锛�2025/5/8 9:42:32
闁辫畝锛�27
XC6SLX16-L1CPG196I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Spartan-6 绯诲垪 FPGA 鑺墖涓殑涓�鍊嬪瀷铏熴�係partan-6 绯诲垪鏄綆鎴愭湰銆佷綆鍔熻�楃殑鐝�(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛岄仼鐢ㄤ簬娑堣不闆诲瓙銆佸伐妤�(y猫)鎺у埗銆侀�氫俊瑷倷绛夐牁鍩熺殑鎳夌敤銆�
銆�銆�瑭插瀷铏熼噰鐢� 40nm 鍒堕�犲伐钘濓紝鍏锋湁璞愬瘜鐨勯倧杓硣婧愬拰 I/O 鎺ュ彛閰嶇疆閬搁爡锛屾敮鎸佸祵鍏ュ紡铏曠悊鍣ㄧ‖鏍稿拰杌熸牳瑷▓锛岃兘澶犳豢瓒冲绋京闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗛渶姹傘��
閭忚集鍠厓锛�23872
銆�銆�Block RAM锛�1132Kb
銆�銆�DSP Slice锛�48
銆�銆�I/O 鏁�(sh霉)閲忥細158
銆�銆�閰嶇疆妯″紡锛氬緸 SPI 鎴� BPI Flash 鍟熷嫊
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆�銆�灏佽褰㈠紡锛欳G196锛�19x19mm锛�0.8mm 寮曡叧闁撹窛锛�
XC6SLX16-L1CPG196I 鎻愪緵浜嗛珮鎬у児姣旂殑 FPGA 瑙ｆ焙鏂规锛屽叿鏈変互涓嬬壒榛烇細
銆�銆�1. 鏀寔楂樻�ц兘閭忚集鎿嶄綔鍜岄潏娲荤殑鏅傞悩绠＄悊銆�
銆�銆�2. 鍏х疆 Block RAM 鍜屽垎甯冨紡 RAM锛岄仼鍚堟暩(sh霉)鎿�(j霉)瀛樺劜鍜岃檿鐞嗕换鍕�銆�
銆�銆�3. 閰嶅倷 DSP Slice锛岀敤浜庡姞閫熶箻娉曠疮鍔犵瓑鏁�(sh霉)瀛搁亱绠�銆�
銆�銆�4. 鏀寔澶氱ó澶栬ō鎺ュ彛锛屽 PCIe銆乁SB銆佷互澶恫绛�銆�
銆�銆�5. 鎻愪緵寮峰ぇ鐨勫祵鍏ュ紡铏曠悊鍣ㄦ敮鎸�锛屽寘鎷� MicroBlaze 鍜� PowerPC 纭牳铏曠悊鍣�銆�
銆�銆�6. 鍏锋湁澶氱ó閰嶇疆閬搁爡鍜岄潏娲荤殑闆绘簮绠＄悊鍔熻兘锛岄仼鍚堜究鏀滃紡鍜屼綆鍔熻�楁噳鐢ㄣ��
銆�銆�7. 鏀寔 Xilinx 鐨勯枊鐧�(f膩)宸ュ叿閺�锛屽寘鎷� ISE Design Suite 鍜� Vivado Design Suite锛屼究浜庣敤鎴堕�茶瑷▓鍜屼豢鐪�銆�
XC6SLX16-L1CPG196I 涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 娑堣不椤為浕瀛愮敘鍝侊紝濡傞煶闋�/瑕栭牷绶ㄨВ纰煎櫒銆佸湒鍍忚檿鐞嗚姱鐗�銆�
銆�銆�2. 宸ユキ(y猫)鑷嫊鍖栬垏鎺у埗锛屽閬嬪嫊鎺у埗鍣�銆丳LC 瑷倷銆�
銆�銆�3. 閫氫俊绯荤当(t菕ng)锛屽鍩哄付铏曠悊鍣�銆佸崝(xi茅)璀拌綁鎻涘櫒銆�
銆�銆�4. 閱�(y墨)鐧傝ō鍌�锛屽瓒呰伈娉㈡垚鍍忓剙銆佸績闆诲湒鐩�(ji膩n)娓剙銆�
銆�銆�5. 姹借粖闆诲瓙锛屽杌婅級淇℃伅濞涙▊绯荤当(t菕ng)銆丄DAS 杓斿姪椐曢妯″銆�
銆�銆�6. 绉戝鐮旂┒锛屽鏁�(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋愬剙鍣�銆�
XC6SLX9-L1FTG256I
銆�銆�XC6SLX25-L1FTG256I
銆�銆�XC6SLX45-L1FTG256I
