閭忚集鍠�鍏冩��(sh霉)锛�44200
銆�銆�閰嶇疆闁冨瓨锛氱劇(w煤)鍏�(n猫i)缃�
銆�銆�I/O寮曡叧鏁�(sh霉)锛�328
銆�銆�鐢ㄦ埗鍙�鐢≧AM浣嶆暩(sh霉)锛�597120
銆�銆�DSP Slice鏁�(sh霉)閲忥細96
銆�銆�鏈�澶у伐浣滈牷鐜囷細500 MHz
銆�銆�闆绘簮闆诲�擄��1.2V 鏍稿績锛�1.5V 鎴� 3.3V I/O
銆�銆�灏佽�濓細FG484
銆�銆�婧�搴﹁寖鍦嶏��0掳C 鑷� 85掳C
銆�銆�宸ヨ棟鎶�琛�(sh霉)锛�45nm

XC6SLX45-L1FG484C 鎻愪緵浜嗛珮搴﹂泦鎴愮殑鍔熻兘妯″��锛屽寘鎷� Block RAM銆丏SP Slice 鍜屽垎甯冨紡 RAM锛岄�欎簺鍔熻兘浣块枊(k膩i)鐧�(f膩)鑰呭彲浠ラ潏娲诲湴瀵�(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑瑷�(sh猫)瑷�(j矛)銆侭lock RAM 鍙�鐢ㄤ簬鏁�(sh霉)鎿�(j霉)绶╂矕銆丗IFO 瀵�(sh铆)鐝�(xi脿n)浠ュ強灏忓瀷瀛樺劜(ch菙)鍣ㄩ櫍鍒椼�侱SP Slice 鎻愪緵浜嗛珮鏁堢殑纭�浠朵箻娉曞櫒鍜屽姞娉曞��锛岄潪甯搁仼鍚堟暩(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆�銆�姝ゅ��锛孲partan-6 绯诲垪閭勫叿鏈夊挤(qi谩ng)澶х殑鏅�(sh铆)閻樼�＄悊妯″�婏紙Clock Management Tile, CMT锛�锛屽叾涓�鍖呮�� PLL 鍜� DCM锛屽彲浠ョ敓鎴愬拰绠＄悊寰�(f霉)闆滅殑鏅�(sh铆)閻樹俊铏�(h脿o)銆傝姱鐗囧収(n猫i)閮ㄦ敮鎸侀儴鍒嗛噸閰嶇疆鎶�琛�(sh霉)锛屽厑瑷卞湪閬�(y霉n)琛屾檪(sh铆)鍕�(d貌ng)鎱�(t脿i)鏇存柊瑷�(sh猫)瑷�(j矛)鐨勯儴鍒嗗崁(q奴)鍩�锛岃�屼笉褰遍熆鍏朵粬閮ㄥ垎鐨勬�ｅ父宸ヤ��銆�
銆�銆�鐐轰簡渚夸簬闁�(k膩i)鐧�(f膩)锛孹ilinx 鎻愪緵浜嗗叏闈㈢殑瑷�(sh猫)瑷�(j矛)宸ュ叿鏀�鎸�锛屽寘鎷� ISE Design Suite 鍜� Vivado Design Suite銆傞�氶亷(gu貌)閫欎簺宸ュ叿锛岀敤鎴跺彲浠ュ畬鎴愬緸 RTL 绶ㄧ⒓鍒版瘮鐗规祦鐢熸垚鐨勫畬鏁存祦绋�銆�
銆�銆�Spartan-6 绯诲垪鐨勪竴鍊�(g猫)閲嶈�佺壒榛�(di菐n)鏄�鍏惰純浣庣殑鎴愭湰鍜屽姛鑰�锛屼娇寰楄┎绯诲垪鎴愮偤灏�(du矛)鎴愭湰鏁忔劅鐨勬噳(y墨ng)鐢ㄧ殑鐞嗘兂閬告搰銆傚悓鏅�(sh铆)锛屽畠鐨勬�ц兘瓒充互婊胯冻瑷卞�氫腑绛夊��(f霉)闆滃害鐨勮ō(sh猫)瑷�(j矛)闇�姹�銆�

XC6SLX45-L1FG484C 鑺�鐗囬仼鐢ㄤ簬澶氱ó鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅�锛屽寘鎷�浣嗕笉闄愪簬閫氫俊绯荤当(t菕ng)涓�鐨勫��(xi茅)璀拌綁(zhu菐n)鎻涘櫒鍜屼俊铏�(h脿o)铏曠悊鍣�锛涘伐妤�(y猫)鑷�鍕�(d貌ng)鍖栭牁(l菒ng)鍩熶腑鐨勯亱(y霉n)鍕�(d貌ng)鎺у埗鍣ㄥ拰瀵�(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦绯荤当(t菕ng)锛涜�栭牷鍜屽湒鍍忚檿鐞嗕腑鐨勬牸寮忚��(zhu菐n)鎻涘櫒鍜屽湒鍍忓�炲��(qi谩ng)鍣�锛涢啱(y墨)鐧傝ō(sh猫)鍌欎腑鐨勬偅鑰呯洠(ji膩n)娓�(c猫)鍎�鍜岃ê鏂峰剙鍣�锛涗互鍙婃苯杌婇浕瀛愪腑鐨勯�曢�涜紨鍔╃郴绲�(t菕ng)鍜屼俊鎭�濞涙��(l猫)绯荤当(t菕ng)銆�
銆�銆�鐢变簬鍏堕潏娲绘�у拰鍙�鎿�(ku貌)灞曟��锛岃┎鑺�鐗囦篃鍙�浠ョ敤浣滈�氱敤鐨勫祵鍏ュ紡铏曠悊骞宠嚭(t谩i)锛岀祼(ji茅)鍚堝�栭儴寰�铏曠悊鍣ㄦ垨 DSP 鑺�鐗囧叡鍚屾��(g貌u)寤哄京(f霉)闆滅殑宓屽叆寮忕郴绲�(t菕ng)銆傛�ゅ��锛屽畠閭勫彲浠ヤ綔鐐哄皥鐢ㄩ泦鎴愰浕璺�锛圓SIC锛夌殑鍘熷瀷椹�(y脿n)璀夊钩鑷�(t谩i)锛屽公鍔╅枊(k膩i)鐧�(f膩)鑰呭揩閫熻凯浠ｈō(sh猫)瑷�(j矛)骞堕檷浣庨ⅷ(f膿ng)闅�(xi菐n)銆�

XC6SLX45T-2FGG484C
銆�銆�XC6SLX45-2CSG324C
銆�銆�XC6SLX45-3FTG256C