XC6VCX130T-2FFG484I 鏅�(sh铆)闁擄細2025/5/26 15:34:12 闁辫畝锛�18

XC6VCX130T-2FFG484I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖涔嬩竴銆俈irtex-6 绯诲垪灞簬楂樼 FPGA 瀹舵棌锛屼富瑕侀潰鍚戦珮鎬ц兘瑷�(j矛)绠椼€侀€氫俊銆佽粛浜嬭埅绌哄拰鍦栧儚铏曠悊绛夐牁(l菒ng)鍩�銆俋C6VCX130T 鍨嬭櫉(h脿o)涓殑鈥淐X130鈥濊〃绀哄叾閭忚集璩囨簮瑕�(gu墨)妯�锛屽叿楂旂偤澶х磩 130K 閭忚集鍠厓锛圠ogic Cells锛�銆傝┎鍨嬭櫉(h脿o)閭勬敮鎸佸绋珮绱�(j铆)鐗规€э紝渚嬪 DSP Slice銆丅lock RAM 鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣ㄧ瓑銆�
銆€銆€姝ゅ锛孷irtex-6 绯诲垪閲囩敤 40nm 鍒剁▼宸ヨ棟鍒堕€狅紝鍦ㄥ姛鑰楄垏鎬ц兘涔嬮枔瀵�(sh铆)鐝�(xi脿n)浜嗚壇濂界殑骞宠　锛岄仼鐢ㄤ簬寰�(f霉)闆滆ō(sh猫)瑷�(j矛)鍜岄珮甯跺鎳�(y墨ng)鐢ㄥ牬鏅€�

鍙冩暩(sh霉)

鍨嬭櫉(h脿o)锛歑C6VCX130T-2FFG484I
銆€銆€灏佽锛欶FG484
銆€銆€閫熷害绛夌礆(j铆)锛�-2
銆€銆€FPGA绯诲垪锛歏irtex-6
銆€銆€閭忚集鍠厓鏁�(sh霉)锛�130K
銆€銆€RAM瀹归噺锛�5.4Mb
銆€銆€DSP Slice鏁�(sh霉)閲忥細840
銆€銆€閰嶇疆妯″紡锛歋lave Serial / Master SelectMAP / Boundary Scan
銆€銆€宸ヤ綔闆诲锛�1.0V Core, 1.8V Auxiliary
銆€銆€鏈€澶ф檪(sh铆)閻橀牷鐜囷細瓒呴亷500MHz
銆€銆€婧害鑼冨湇锛氬晢妤�(y猫)绱�(j铆)锛�0掳C 鑷� 85掳C锛�

鐗规€�

XC6VCX130T-2FFG484I 鐨勪竴澶х壒榛�(di菐n)鏄叾璞愬瘜鐨勭‖浠惰硣婧愬拰寮�(qi谩ng)澶х殑澶栬ō(sh猫)鏀寔鑳藉姏銆傚畠闆嗘垚浜嗗閬�(d谩) 840 鍊�(g猫) DSP Slice锛屽彲鐢ㄤ簬瀵�(sh铆)鐝�(xi脿n)楂樻€ц兘鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)锛屽婵炬尝鍣�銆丗FT 鍜岀煩闄ｉ亱(y霉n)绠楃瓑銆�
銆€銆€鑺墖鍏�(n猫i)閮ㄧ殑 Block RAM 绺介噺閬�(d谩)鍒� 5.4Mb锛屽彲闈堟椿鍒嗛厤浠ユ豢瓒充笉鍚屾噳(y墨ng)鐢ㄩ渶姹�銆傚彟澶栵紝Virtex-6 鏀寔 PCIe銆佸崈鍏嗕互澶恫(w菐ng)鍜岄珮閫熶覆琛屾帴鍙ｇ瓑鍔熻兘妯″锛屼娇鍏舵垚鐐洪€氫俊绯荤当(t菕ng)鍜屽祵鍏ュ紡铏曠悊鍣ㄧ殑鐞嗘兂閬告搰銆�
銆€銆€鍦ㄥ姛鑰楃鐞嗘柟闈�锛岃┎鑺墖閫氶亷 Power-on Reset銆丣TAG 鎺ュ彛鍜屽嫊(d貌ng)鎱�(t脿i)閲嶉厤缃姛鑳芥彁渚涗簡楂樻晥鐨勯浕婧愬劒(y艒u)鍖栨墜娈�銆傚悓鏅�(sh铆)锛屽畠鍏煎 Xilinx ISE Design Suite 鍜� Vivado 闁嬬櫦(f膩)鐠�(hu谩n)澧�锛屼究浜庣敤鎴堕€�(j矛n)琛屽揩閫熼枊鐧�(f膩)鍜岃(di脿o)瑭�銆�

鎳�(y墨ng)鐢�

瑭插瀷铏�(h脿o)寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 楂橀€熸暩(sh霉)鎿�(j霉)鍌宠几鑸囬€氫俊绯荤当(t菕ng)
銆€銆€2. 閱�(y墨)鐧傚奖鍍忚ō(sh猫)鍌欎腑鐨勫(sh铆)鏅�(sh铆)淇¤櫉(h脿o)铏曠悊
銆€銆€3. 杌嶄簨闆烽仈(d谩)鍙婅(w猫i)鏄熼€氫俊
銆€銆€4. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栨帶鍒�
銆€銆€5. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€熷崱
銆€銆€6. 瑕栭牷寤ｆ挱鑸囨祦濯掗珨绶ㄧ⒓瑙ｇ⒓
銆€銆€7. 楂樻€ц兘瑷�(j矛)绠� (HPC) 骞宠嚭(t谩i)
銆€銆€鐢变簬 XC6VCX130T-2FFG484I 鎻愪緵浜嗛珮搴﹂泦鎴愮殑鍔熻兘浠ュ強鍑鸿壊鐨勬€ц兘琛ㄧ従(xi脿n)锛屽洜姝ら潪甯搁仼鍚堥渶瑕佸浠诲嫏(w霉)骞惰铏曠悊鎴栦綆寤堕伈闊挎噳(y墨ng)鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆�