XC6VHX380T-1FF1155C 鏅傞枔锛�2025/5/23 21:12:54 闁辫畝锛�19

XC6VHX380T-1FF1155C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪楂樼 FPGA 鑺墖锛岃┎绯诲垪鑺墖涓昏闈㈠悜楂樻€ц兘瑷堢畻銆侀€氫俊鍩虹(ch菙)瑷�(sh猫)鏂戒互鍙婂湒鍍忚檿鐞嗙瓑闋�(l菒ng)鍩�銆俋C6VHX380T 灞簬 Virtex-6 HX锛圚igh Performance with DSP and Transceivers锛夊瓙绯诲垪锛岄泦鎴愪簡璞愬瘜鐨� DSP Slice 鍜岄珮閫熶覆琛屾敹鐧�(f膩)鍣ㄨ硣婧�锛岄仼鐢ㄤ簬寰�(f霉)闆滅畻娉曞拰楂樺付瀵暩(sh霉)鎿�(j霉)鍌宠几?sh霉)鑶�?y墨ng)鐢ㄥ牬鏅�銆�
銆€銆€瑭插瀷铏熶腑鐨勫叿楂斿惈缇╃偤锛歑C 琛ㄧず Xilinx 鍟嗘キ(y猫)鐢�(ch菐n)鍝佺窔锛�6 琛ㄧず绗叚浠� Virtex 绯诲垪锛孷HX 琛ㄧず Virtex-6 HX 瀛愮郴鍒�锛�380 琛ㄧず閭忚集鍠厓瑕�(gu墨)妯＄瓑绱�锛孴琛ㄧず灏佽椤炲瀷鐐� TQFP 鎴栬€呯壒鏈� BGA 灏佽锛�-1 琛ㄧず閫熷害绛夌礆锛孎(xi脿n)F 琛ㄧず閲囩敤鐨� Flash-Free 鏋舵(g貌u)锛�1155 琛ㄧず灏佽寮曡叧鏁�(sh霉)锛孋琛ㄧず鍟嗙敤绱氭韩搴﹁寖鍦嶏紙0掳C 鑷� 85掳C锛�銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)閲忥細383,520
銆€銆€閰嶇疆瀛樺劜鍣細Flash-Free 鏋舵(g貌u)
銆€銆€鏈€澶х敤鎴� I/O锛�744
銆€銆€鍏�(n猫i)閮ㄥ瓨鍎插櫒锛氱磩 19.7 Mb (BRAM)
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2,320
銆€銆€鏅傞悩璩囨簮锛氭暩(sh霉)瀛楁檪閻樼鐞嗘ā濉� (DCM) 鍜� PLL
銆€銆€宸ヤ綔闆诲锛氭牳蹇冮浕澹� 1.0V锛孖/O 闆诲鏀寔 1.8V/2.5V/3.3V
銆€銆€灏佽椤炲瀷锛欶FG1155 (1155 寮曡叧 BGA)
銆€銆€婧害鑼冨湇锛�0掳C 鑷� 85掳C (鍟嗙敤绱�)
銆€銆€閫熷害绛夌礆锛�-1锛堟渶楂樻€ц兘绛夌礆涔嬩竴锛�

鐗规€�

XC6VHX380T 鎻愪緵浜嗛潪甯搁珮鐨勯倧杓瘑搴﹀拰寮峰ぇ鐨� DSP 铏曠悊鑳藉姏锛岄仼鍚堥渶瑕佸ぇ閲忓苟琛岃▓绠楃殑鍫村悎銆�
銆€銆€Virtex-6 绯诲垪寮曞叆浜嗘洿楂樻晥鐨� 40nm 宸ヨ棟鍒剁▼锛岀浉姣斿墠涓€浠ｇ敘(ch菐n)鍝佸湪鍔熻€楀拰鎬ц兘涓婇兘鏈夐’钁楁彁鍗�銆�
銆€銆€鍏堕珮閫熶覆琛屾敹鐧�(f膩)鍣ㄩ€熺巼鍙珮閬� 11.18 Gbps锛屾豢瓒崇従(xi脿n)浠ｉ€氫俊绯荤当(t菕ng)灏嶅付瀵殑闇€姹�銆�
銆€銆€姝ゅ锛岃┎鑺墖閭勫叿鍌欓潏娲荤殑鏅傞悩绠＄悊鍜岃睈瀵岀殑澶栬ō(sh猫)鎺ュ彛鏀寔锛屼緥濡� PCIe銆佸崈鍏嗕互澶恫(w菐ng)绛�锛屾柟渚块€茶绯荤当(t菕ng)闆嗘垚銆�
銆€銆€闁嬬櫦(f膩)宸ュ叿鏂归潰锛孹ilinx 鎻愪緵浜� ISE Design Suite 鍜� Vivado Design Suite 渚嗘敮鎸� XC6VHX380T 鐨勮ō(sh猫)瑷堝拰椹楄瓑娴佺▼銆�

鎳�(y墨ng)鐢�

瑭茶姱鐗囧唬娉涙噳(y墨ng)鐢ㄤ簬閫氫俊闋�(l菒ng)鍩�锛屼緥濡傜劇绶氬熀绔�銆佸厜鍌宠几瑷�(sh猫)鍌�銆佽矾鐢卞櫒鍜屼氦鎻涙绛夛紱
銆€銆€鍚屾檪瀹冧篃闈炲父閬╁悎鐢ㄤ簬閱�(y墨)鐧傛垚鍍�銆佽闋诲唬鎾€佸鏅備俊铏熻檿鐞嗕互鍙婅粛浜嬮浄閬旂郴绲�(t菕ng)绛夐渶瑕侀珮鎬ц兘瑷堢畻鐨勫牬鏅�锛�
銆€銆€姝ゅ锛岀敱浜庡叾鍏�(n猫i)缃殑璞愬瘜 DSP 璩囨簮锛孹C6VHX380T 鍦ㄩ煶闋昏檿鐞�銆佸湒鍍忚瓨鍒ヤ互鍙婂叾浠栧京(f霉)闆滅殑鏁�(sh霉)瀛�(xu茅)閬嬬畻涓篃鏈夊嚭鑹茶〃鐝�(xi脿n)銆�