鍣ㄤ欢椤炲瀷锛欶PGA
銆�銆�绯诲垪锛欰rtix-7
銆�銆�鍨嬭櫉锛歑C7A35T
銆�銆�閫熷害绛夌礆锛�-1
銆�銆�灏佽�濓細CSG (CSP Shell Ground)
銆�銆�寮曡叧鏁�(sh霉)锛�325
銆�銆�閰嶇疆瀛樺劜鍣�锛氱劇鍏�(n猫i)缃�闁冨��锛岄渶澶栨帴閰嶇疆鑺�鐗�
銆�銆�閭忚集鍠�鍏冩��(sh霉)閲忥細绱�35,000鍊�
銆�銆�RAM璩囨簮锛氱磩840KB
銆�銆�DSP Slice鏁�(sh霉)閲忥細90鍊�
銆�銆�I/O Bank鏁�(sh霉)閲忥細16鍊�
銆�銆�鏈�澶у伐浣滈牷鐜囷細鏁�(sh霉)鐧綧(f猫i)Hz锛堟牴鎿�(j霉)鍏烽珨鎳�(y墨ng)鐢ㄤ笉鍚岋級
銆�銆�闆绘簮闆诲�擄細鏍稿績闆诲��0.9V锛岃紨鍔╅浕澹�1.8V/2.5V/3.3V
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏細鍟嗘��(y猫)绱氾紙0掳C 鑷� +85掳C锛�

XC7A35T閲囩敤28nm宸ヨ棟鍒堕��锛屽叿鍌欎綆鍔熻�楀拰楂橀泦鎴愬害鐨勭壒榛�(di菐n)銆�
銆�銆�瀹冩敮鎸佸�氱ó閰嶇疆妯″��锛屽寘鎷�寰濻PI Flash鍟熷嫊銆佷富寰炴ā寮忎互鍙奐TAG瑾�(di脿o)瑭︽ā寮�銆�
銆�銆�FPGA鍏�(n猫i)閮ㄩ泦鎴愪簡璞愬瘜鐨勭‖浠惰硣婧愶紝渚嬪�傚�奟AM锛圔lock RAM锛夈�丏SP Slice鐢ㄤ簬鏁�(sh霉)瀛�(xu茅)閬�(y霉n)绠楀姞閫�銆佹檪閻樼�＄悊妯″�婏紙Clock Management Tile锛孋MT锛夋彁渚汸LL鍔熻兘銆�
銆�銆�姝ゅ��锛岃┎鍣ㄤ欢閭勬敮鎸侀儴鍒嗛噸鏂伴厤缃�鎶�琛�(sh霉)锛屽厑瑷卞湪閬�(y霉n)琛屾檪鍕曟厠(t脿i)鏇存柊鐗瑰畾鍗�(q奴)鍩熺殑鍔熻兘锛屽緸鑰屽劒(y艒u)鍖栨�ц兘鑸囪硣婧愬埄鐢ㄧ巼銆�
銆�銆�鍏禝/O鎺ュ彛鍏煎�瑰�氱ó妯�(bi膩o)婧�(zh菙n)锛屼緥濡侺VCMOS銆丳CIe銆丏DR3绛�锛屽苟涓旇兘澶犻潏娲婚厤缃�浠ラ仼閰嶄笉鍚岀殑澶栭儴瑷�(sh猫)鍌欐垨闆昏矾鏉跨挵(hu谩n)澧冦��

XC7A35T寤ｆ硾鎳�(y墨ng)鐢ㄤ簬宓屽叆寮忚�栬�虹郴绲�(t菕ng)銆佽粺浠跺畾缇╃劇绶氶浕锛圫DR锛�銆佸伐妤�(y猫)鑷�鍕曞寲鎺у��銆侀啱(y墨)鐧傚剙鍣ㄨō(sh猫)鍌欎互鍙婇�氫俊鍩虹��(ch菙)瑷�(sh猫)鏂界瓑闋�(l菒ng)鍩熴��
銆�銆�鍦ㄥ祵鍏ュ紡瑕栬�洪��(l菒ng)鍩�锛屽畠鍙�浠ュ�︾従(xi脿n)鍦栧儚閲囬泦銆侀爯(y霉)铏曠悊鍙婂偝杓�?sh霉)瑁櫸�?锛涘湪SDR鏂规�堜腑锛屽埄鐢ㄥ叾楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄥ畬鎴愬皠闋讳俊铏熺殑瑾�(di脿o)鍒惰В瑾�(di脿o)浠诲嫏(w霉)銆�
銆�銆�鍚屾檪锛岀敱浜庡叾杓冧綆鐨勬垚鏈�鍜屽姛鑰楄〃鐝�(xi脿n)锛屽湪渚挎敎寮忕敘(ch菐n)鍝佹垨鑰呭皪鑳芥晥鏁忔劅鐨勮ō(sh猫)瑷堥爡鐩�閲屼篃鏈夐’钁楀��(y艒u)鍕���

XC7A50T-1CSG324C
銆�銆�XC7A15T-1CSG324C