閭忚集鍠�鍏冩��(sh霉)锛�354,960
銆�銆�鏌ユ壘琛�锛圠UT锛夛細177,480
銆�銆�瀵勫瓨鍣�锛�354,960
銆�銆�DSP Slice锛�930
銆�銆�Block RAM锛�2,160 Kb
銆�銆�灏�(zhu膩n)鐢ㄦ檪(sh铆)閻樿硣婧愶細8 MMCM + 4 PLL
銆�銆�I/O 鏁�(sh霉)閲忥細464
銆�銆�閰嶇疆妯″紡锛歋PI銆丅PI銆丼lave Serial銆丮aster Parallel 绛�
銆�銆�宸ヤ綔闆诲�擄��0.9V 鏍稿績闆诲�擄��1.0V I/O 闆诲��
銆�銆�灏佽�濓細FBGA 676
銆�銆�閫熷害绛夌礆(j铆)锛�-1

XC7K355T-1FBG676I 鎻愪緵浜嗗挤(qi谩ng)澶х殑閭忚集璩囨簮鑸� DSP 铏曠悊鑳藉姏锛岄仼鐢ㄤ簬寰�(f霉)闆滅殑淇¤櫉(h脿o)铏曠悊浠诲嫏(w霉)銆傚畠鏀�鎸侀珮閬�(d谩) 1.0 Gb/s 鐨勫樊鍒� I/O 閫熺巼锛屽苟鍏峰倷澶氱ó宓屽叆寮忓瓨鍎�(ch菙)鍣ㄥ��锛屽寘鎷� Block RAM 鍜� Distributed RAM锛屾豢(m菐n)瓒虫暩(sh霉)鎿�(j霉)绶╁瓨闇�姹�銆傛�ゅ��锛屽叾闆嗘垚鐨� PCIe 妯″�婂彲浠ュ��(sh铆)鐝�(xi脿n)楂橀�熺郴绲�(t菕ng)浜掕伅(li谩n)鍔熻兘銆�
銆�銆�瑭� FPGA 鐨勪綆鍔熻�楁灦妲�(g貌u)绲�(ji茅)鍚堜簡 Power Matters Alliance 鎶�琛�(sh霉)锛岀⒑淇濆湪楂樻�ц兘閬�(y霉n)琛屼笅渚濈劧淇濇寔杓冧綆鐨勮兘鑰楁按骞�銆傞�氶亷(gu貌) Vivado Design Suite 闁�(k膩i)鐧�(f膩)鐠�(hu谩n)澧冿紝鐢ㄦ埗(h霉)鑳藉�犲厖鍒嗗埄鐢ㄩ�欐�� FPGA 鐨勭壒鎬ч��(j矛n)琛屽揩閫熷師鍨嬭ō(sh猫)瑷�(j矛)鍜岀敘(ch菐n)鍝侀枊(k膩i)鐧�(f膩)銆�
銆�銆�Artix-7 绯诲垪閭勬彁渚涗簡寮�(qi谩ng)澶х殑瑾�(di脿o)瑭﹀伐鍏烽張锛屽�� ChipScope Pro 鍜� Vivado Logic Analyzer锛屽公鍔╁伐绋嬪斧楂樻晥瀹氫綅鍟�(w猫n)椤屽苟鍎�(y艒u)鍖栨�ц兘銆�

XC7K355T-1FBG676I 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬瑕栭牷鍜屽湒鍍忚檿鐞嗛牁(l菒ng)鍩燂紝渚嬪�傞珮娓呮敐鍍忛��銆佹暩(sh霉)瀛楅’绀烘帶鍒跺櫒绛夊牬(ch菐ng)鏅�锛涘悓鏅�(sh铆)鍦ㄨ粺浠剁劇(w煤)绶�(xi脿n)闆昏ō(sh猫)鍌欎腑浣滅偤鍩哄付铏曠悊鍣ㄤ娇鐢�锛屽彲鏀�鎸� LTE 鎴� WiMAX 妯�(bi膩o)婧�(zh菙n)鍗�(xi茅)璀版＇銆傛�ゅ��锛屽湪宸ユキ(y猫)鑷�鍕�(d貌ng)鍖栧競鍫�(ch菐ng)锛岄�欐�� FPGA 甯哥敤浜庨亱(y霉n)鍕�(d貌ng)鎺у埗骞宠嚭(t谩i)銆佸伐寤�(ch菐ng)鐩�(ji膩n)鎺х郴绲�(t菕ng)鍙婃��(j墨)鍣ㄤ汉瑕栬��(ju茅)绯荤当(t菕ng)绛夋柟闈���
銆�銆�鑸�绌鸿埅澶╄垏鍦�(gu贸)闃查牁(l菒ng)鍩熺殑瀹㈡埗(h霉)涔熼伕鎿囪┎鍣ㄤ欢渚�(l谩i)妲�(g貌u)寤鸿��(w猫i)鏄熼�氫俊杓夎嵎銆侀浄閬�(d谩)淇¤櫉(h脿o)铏曠悊鍣ㄤ互鍙婇浕瀛愭埌(zh脿n)瑁濆倷鐨勬牳蹇冪祫浠�銆傜敱浜庡叾鍑鸿壊鐨勯潏娲绘��锛孹C7K355T-1FBG676I 閭勮��鐢ㄤ締(l谩i)闁�(k膩i)鐧�(f膩)鑷�瀹氱京瑷�(j矛)绠楀姞閫熷崱鎴栧姞瀵嗚波骞ｆ寲鎺樻��(j墨)銆�

XC7K355T-2FBG676I
銆�銆�XC7K355T-3FBG676C