XC7V585T-2FFG1716C 鏅�(sh铆)闁擄細2025/5/28 18:45:20 闁辫畝锛�17

XC7V585T-2FFG1716C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖锛屽爆浜庨珮绔� FPGA 瀹舵棌鐨勪竴鍝°€傝┎鑺墖閲囩敤浜� 28nm 鍒剁▼宸ヨ棟锛屽叿鏈夐珮鎬ц兘銆侀珮閭忚集瀵嗗害鍜岃睈瀵岀殑鎺ュ彛璩囨簮锛岄仼鍚堟噳(y墨ng)鐢ㄤ簬寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊銆侀€氫俊绯荤当(t菕ng)瑷�(sh猫)瑷�(j矛)浠ュ強宓屽叆寮忚▓(j矛)绠楃瓑闋�(l菒ng)鍩�銆�
銆€銆€瑭插瀷铏�(h脿o)涓殑 XC 琛ㄧず Xilinx 鍏徃鐨� FPGA 绯诲垪锛�7V 琛ㄧず Virtex-7 绯诲垪锛�585T 琛ㄧず FPGA 鐨勫叿楂旇(gu墨)妯″拰鍔熻兘鐗堟湰锛�-2 琛ㄧず閫熷害绛夌礆(j铆)锛堣秺浣庤秺蹇級锛孎(xi脿n)FG1716 琛ㄧず灏佽椤炲瀷锛孋琛ㄧず鍟嗙敤婧害鑼冨湇銆�

鍙冩暩(sh霉)

閭忚集鍠厓鏁�(sh霉)锛�584,448
銆€銆€閰嶇疆妯″紡锛歋electMAP 鍜� Master SPI
銆€銆€RAM 绺介噺锛�36.1 Mb
銆€銆€DSP Slice 鏁�(sh霉)閲忥細2,320
銆€銆€I/O 寮曡叧鏁�(sh霉)閲忥細1,032
銆€銆€鏈€澶у伐浣滈牷鐜囷細绱� 600 MHz
銆€銆€宸ヤ綔婧害鑼冨湇锛�0掳C 鑷� 85掳C
銆€銆€灏佽灏哄锛�37.5 脳 37.5 mm
銆€銆€渚涢浕闆诲锛�1.0V 鏍稿績闆诲锛�1.8V 杓斿姪闆诲

鐗规€�

XC7V585T-2FFG1716C 鎻愪緵浜嗘サ楂樼殑閭忚集瀵嗗害鑸囬潏娲绘€э紝鑳藉婊胯冻寰�(f霉)闆滆ō(sh猫)瑷�(j矛)闇€姹�銆傚畠鍏�(n猫i)缃簡澶ч噺 DSP Slice锛屾敮鎸侀珮閫熸暩(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�
銆€銆€瑭茶姱鐗囬倓閰嶅倷浜嗗绲勪覆琛屾敹鐧�(f膩)鍣�锛屾渶楂橀€熺巼鍙仈(d谩) 13.1 Gbps锛岄潪甯搁仼鍚堢敤浜庨€氫俊瑷�(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)鍌宠几銆�
銆€銆€姝ゅ锛屽叾鏀寔澶氱ó閰嶇疆鏂瑰紡锛屽寘鎷緸 Flash 鍟熷嫊(d貌ng)鎴栭€氶亷澶栭儴涓绘(j墨)閰嶇疆锛屽苟涓旀彁渚涢潏娲荤殑鏅�(sh铆)閻樼鐞嗗姛鑳斤紝鍏佽ū鐢ㄦ埗鐢熸垚澶氬€�(g猫)鐛�(d煤)绔嬬殑鏅�(sh铆)閻樹俊铏�(h脿o)浠ラ仼鎳�(y墨ng)涓嶅悓鐨勯浕璺ā濉婇渶姹�銆�
銆€銆€姝� FPGA 閭勯泦鎴愪簡澶у閲忓 RAM 鍜屽垎甯冨紡 RAM锛屽彲鐢ㄤ簬瀵�(sh铆)鐝�(xi脿n) FIFO 绶╂矕鍗€(q奴)銆佹煡鎵捐〃浠ュ強鍏朵粬瀛樺劜(ch菙)鐩搁棞(gu膩n)鐨勫姛鑳�銆�
銆€銆€鍙﹀锛孹ilinx 鎻愪緵浜嗗畬鏁寸殑闁嬬櫦(f膩)宸ュ叿閺�锛屽寘鎷� Vivado 瑷�(sh猫)瑷�(j矛)濂椾欢锛屼娇宸ョ▼甯彲浠ユ柟渚垮湴閫�(j矛n)琛岄珮灞ゆ缍滃悎銆佷豢鐪熷拰瑾�(di脿o)瑭�銆�

鎳�(y墨ng)鐢�

XC7V585T-2FFG1716C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇€瑕侀珮鎬ц兘瑷�(j矛)绠楀拰寰�(f霉)闆滈倧杓帶鍒剁殑鍫�(ch菐ng)鏅腑锛屼緥濡傦細
銆€銆€1. 楂橀€熼€氫俊绯荤当(t菕ng)锛屽鍩虹珯銆佽矾鐢卞櫒鍜屼氦鎻涙(j墨)绛夛紱
銆€銆€2. 瑕栭牷鍦栧儚铏曠悊闋�(l菒ng)鍩�锛屾秹鍙婂(sh铆)鏅�(sh铆)绶ㄧ⒓瑙ｇ⒓鍙婂湒褰㈡覆鏌�锛�
銆€銆€3. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欎腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋�锛�
銆€銆€4. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栨帶鍒剁郴绲�(t菕ng)鐨勪腑蹇冭檿鐞嗗櫒锛�
銆€銆€5. 宓屽叆寮忚▓(j矛)绠楀钩鑷�(t谩i)鐨勬牳蹇冪祫浠�锛�
銆€銆€6. 闆烽仈(d谩)绯荤当(t菕ng)涓殑淇¤櫉(h脿o)铏曠悊鍠厓锛�
銆€銆€7. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€熷崱涓婄殑闂�(gu膩n)閸电畻鍔涙ā濉�銆�