XC7VX1140T-2FL1928C 鏅�(sh铆)闁擄細2025/5/12 16:28:11 闁辫畝锛�28

XC7VX1140T-2FL1928C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪楂樼 FPGA 鑺墖銆傝┎绯诲垪鍣ㄤ欢閲囩敤 28nm 鍒堕€犲伐钘濓紝灏堢偤楂樻€ц兘瑷�(j矛)绠�銆侀€氫俊绯荤当(t菕ng)鍜屼俊铏熻檿鐞嗘噳(y墨ng)鐢ㄨō(sh猫)瑷�(j矛)銆傛鍨嬭櫉鍏锋湁澶у閲忛倧杓硣婧�銆佽睈瀵岀殑 DSP Slice銆侀珮閫熶覆琛屾敹鐧�(f膩)鍣ㄤ互鍙婂ぇ瀹归噺宓屽叆寮忓瓨鍎�(ch菙)鍣�锛岄仼鐢ㄤ簬寰�(f霉)闆滅畻娉曞(sh铆)鐝�(xi脿n)鍜岄珮甯跺鏁�(sh霉)鎿�(j霉)鍌宠几銆�
銆€銆€鍏跺皝瑁濆舰寮忕偤 FLGA锛團ine Line Grid Array锛�锛屽昂瀵哥偤 1928 寮曡叧锛岄仼鍚堝ぇ瑕�(gu墨)妯＄郴绲�(t菕ng)闆嗘垚銆�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C7VX1140T-2
銆€銆€绯诲垪锛歏irtex-7
銆€銆€鍒剁▼宸ヨ棟锛�28nm
銆€銆€FPGA瑕�(gu墨)妯★細1,140K Logic Cells
銆€銆€DSP Slice鏁�(sh霉)閲忥細3,600鍊�(g猫)
銆€銆€Block RAM瀹归噺锛氱磩15.8Mb
銆€銆€閰嶇疆Flash锛氫笉鍏�(n猫i)缃�
銆€銆€宸ヤ綔婧害鑼冨湇锛氬伐妤�(y猫)绱�(-40掳C to +100掳C)
銆€銆€渚涢浕闆诲锛氬闆绘簮绲�(ji茅)妲�(g貌u)锛屼富瑕佸収(n猫i)鏍搁浕澹撶偤0.9V
銆€銆€灏佽椤炲瀷锛欶LGA1928
銆€銆€寮曡叧鏁�(sh霉)锛�1928

鐗规€�

XC7VX1140T-2FL1928C 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鍜岄潏娲绘€э紝鏀寔楂橀仈(d谩) 13.1 Gbps 鐨� GTX/GTH 楂橀€熷樊鍒嗘敹鐧�(f膩)鍣�锛岃兘澶犳豢瓒冲绋€氫俊鍗�(xi茅)璀伴渶姹傘€傚悓鏅�(sh铆)锛屽畠鎿佹湁瓒呭ぇ瑕�(gu墨)妯＄殑鍙法绋嬮倧杓硣婧愬拰瀛樺劜(ch菙)鍣ㄨ硣婧�锛屽彲浠ュ(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆傛澶栵紝瑭茶姱鐗囨敮鎸佸嫊(d貌ng)鎱�(t脿i)鍔熻兘鍒囨彌锛圥artial Reconfiguration锛�锛屽厑瑷辩敤鎴跺湪閬�(y霉n)琛屾檪(sh铆)閲嶆柊閰嶇疆閮ㄥ垎閭忚集鍗€(q奴)鍩熻€屼笉褰遍熆鍏朵粬閮ㄥ垎鐨勬搷浣溿€�
銆€銆€鑺墖閭勯泦鎴愪簡 PowerPC 440 铏曠悊鍣ㄧ‖鏍�锛岀敤浜庡祵鍏ュ紡铏曠悊浠诲嫏(w霉)锛屼娇寰楄ō(sh猫)瑷�(j矛)鑰呭彲浠ュ湪鍠竴鑺墖涓婂畬鎴愭帶鍒惰垏鏁�(sh霉)鎿�(j霉)铏曠悊鐨勯洐閲嶄换鍕�(w霉)銆�
銆€銆€鐐轰簡浜� Vivado Design Suite 宸ュ叿閺�锛屾敮鎸佸緸 RTL 绶ㄥ鍒版瘮鐗规祦鐢熸垚鐨勫畬鏁存祦绋嬶紝骞舵彁渚涜睈瀵岀殑 IP 鏍稿韩浠ュ姞閫熼枊鐧�(f膩)閫�(j矛n)搴�銆�

鎳�(y墨ng)鐢�

XC7VX1140T-2FL1928C 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬闇€瑕侀珮鎬ц兘瑷�(j矛)绠楀拰楂樺悶鍚愰噺鐨勯牁(l菒ng)鍩�銆傚寘鎷絾涓嶉檺浜庯細
銆€銆€1. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細濡傜劇绶氬熀绔欍€佹牳蹇冪恫(w菐ng)璺敱鍣ㄥ拰浜ゆ彌姗�(j墨)绛�銆�
銆€銆€2. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細濡傞珮娓呰闋荤法纰艰В纰笺€佽▓(j矛)绠楁(j墨)瑕栬绯荤当(t菕ng)绛�銆�
銆€銆€3. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€熷崱锛氱敤浜庢(j墨)鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊銆佹暩(sh霉)鎿�(j霉)搴煡瑭㈠姞閫熺瓑鍔熻兘銆�
銆€銆€4. 閱�(y墨)鐧傝ō(sh猫)鍌欙細濡傝秴鑱叉尝鎴愬儚鍎€銆丆T鎺冩弿鍎€涓殑淇¤櫉铏曠悊妯″銆�
銆€銆€5. 杌嶄簨鑸囪埅澶╋細闆烽仈(d谩)淇¤櫉铏曠悊銆佽(w猫i)鏄熼€氫俊杓夎嵎绛夐棞(gu膩n)閸典换鍕�(w霉)鐠�(hu谩n)澧�銆�