XC7Z020-3CLG400E 鏅傞枔锛�2025/5/19 10:04:04 闁辫畝锛�21

XC7Z020-3CLG400E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Zynq-7000 绯诲垪 SoC锛堢郴绲�(t菕ng)绱氳姱鐗囷級涓殑涓€鍊嬪瀷铏�銆傝┎绯诲垪闆嗘垚浜嗛洐鏍� ARM Cortex-A9 铏曠悊鍣ㄥ拰鍙法绋嬮倧杓� FPGA锛岄仼鐢ㄤ簬闇€瑕侀珮鎬ц兘铏曠悊鑸囩‖浠跺姞閫熺殑鎳�(y墨ng)鐢ㄥ牬鏅�銆俋C7Z020 鎻愪緵浜嗚睈瀵岀殑澶栬ō(sh猫)鎺ュ彛鍜岄潏娲荤殑鍙法绋嬭兘鍔�锛岄仼鍚堝伐妤�(y猫)鎺у埗銆佸祵鍏ュ紡瑕栬銆侀€氫俊浠ュ強閱�(y墨)鐧傝ō(sh猫)鍌欑瓑闋�(l菒ng)鍩熴€�

鍙冩暩(sh霉)

鍨嬭櫉锛歑C7Z020
銆€銆€灏佽褰㈠紡锛欳LG400E
銆€銆€閫熷害绛夌礆锛�-3
銆€銆€CPU鏋舵(g貌u)锛氶洐鏍� ARM Cortex-A9
銆€銆€涓婚牷锛�667 MHz
銆€銆€FPGA閭忚集鍠厓鏁�(sh霉)閲忥細215K
銆€銆€DSP Slice 鏁�(sh霉)閲忥細280
銆€銆€RAM (Block RAM)锛�1.1 MB
銆€銆€鍏�(n猫i)閮� Flash 瀛樺劜锛氱劇
銆€銆€IO寮曡叧鏁�(sh霉)锛�380
銆€銆€鏀寔鐨勫瓨鍎叉帴鍙ｏ細DDR3, QSPI, NAND Flash
銆€銆€闆绘簮闆诲鑼冨湇锛氭牳蹇� 0.9V, IO 鍙厤缃�
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C

鐗规€�

XC7Z020 鐨勪富瑕佺壒鎬у寘鎷洐鏍� ARM Cortex-A9 MPCore 铏曠悊鍣ㄥ瓙绯荤当(t菕ng)锛岃兘澶犻亱(y霉n)琛� Linux 鎴栧叾浠栧(sh铆)鏅傛搷浣滅郴绲�(t菕ng)銆�
銆€銆€鍏� FPGA 閮ㄥ垎鍖呭惈 215K 閭忚集鍠厓锛屾敮鎸佸京(f霉)闆滅殑纭欢鍔犻€熷姛鑳斤紝骞朵笖鍏峰倷 DSP Slice 渚嗗劒(y艒u)鍖栦俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€瑭插櫒浠舵彁渚涘绋覆琛屽拰骞惰鎺ュ彛鏀寔锛屼緥濡� PCIe銆乁SB銆丒thernet 鍜� CAN銆�
銆€銆€鍔熻€楃鐞嗘柟闈�锛孹C7Z020 鏀寔鍕曟厠(t脿i)闆绘簮瑾�(di脿o)绡€(ji茅)鍜屽绋綆鍔熻€楁ā寮忎互寤堕暦闆绘睜澹藉懡鎴栨笡灏戞暎鐔遍渶姹�銆�
銆€銆€闁嬬櫦(f膩)宸ュ叿鏂归潰锛孹ilinx 鎻愪緵浜� Vivado Design Suite 鍜� SDK 杌熶欢鐠�(hu谩n)澧�锛屾柟渚跨敤鎴堕€�(j矛n)琛岃粺纭欢鍗�(xi茅)鍚岃ō(sh猫)瑷�(j矛)銆�

鎳�(y墨ng)鐢�

XC7Z020 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬宸ユキ(y猫)鑷嫊鍖栭牁(l菒ng)鍩�锛屼緥濡� PLC 鎺у埗鍣ㄣ€侀亱(y霉n)鍕曟帶鍒跺櫒鍜屾(j墨)鍣ㄤ汉銆�
銆€銆€鍦ㄥ祵鍏ュ紡瑕栬涓紝鍙敤浜庢(j墨)鍣ㄨ瑕虹浉姗�(j墨)銆佸湒鍍忚檿鐞嗗柈鍏冨拰鏅鸿兘鐩�(ji膩n)鎺х郴绲�(t菕ng)銆�
銆€銆€閫氫俊闋�(l菒ng)鍩熷収(n猫i)锛屾敮鎸佺劇绶氬熀绔欍€佺恫(w菐ng)绲�(lu貌)浜ゆ彌姗�(j墨)鍜屾暩(sh霉)鎿�(j霉)閲囬泦瑷�(sh猫)鍌�銆�
銆€銆€姝ゅ锛屽畠閭勯仼鐢ㄤ簬閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌�銆佹脯瑭︽脯閲忓剙鍣ㄤ互鍙婃苯杌婇浕瀛愮郴绲�(t菕ng)绛夐渶瑕侀珮鎬ц兘瑷�(j矛)绠楀拰纭欢瀹氬埗鍖栫殑鍫村悎銆�