XCKU035-1FBVA900I 鏅�(sh铆)闁擄細2025/4/30 8:56:19 闁辫畝锛�31

XCKU035-1FBVA900I鏄疿ilinx鍏徃鎺ㄥ嚭鐨凨intex UltraScale绯诲垪FPGA鑺墖锛屽爆浜庨珮鎬ц兘銆佷綆鍔熻€楃殑鍙法绋嬮倧杓櫒浠�銆傝┎绯诲垪灏堢偤楂樺付瀵拰閫ｆ帴鎬ц兘鍎�(y艒u)鍖栵紝閬╃敤浜庨€氫俊銆佽埅绌鸿埅澶╄垏鍦嬮槻銆佸伐妤�(y猫)瑕栬銆佸唬鎾闋昏檿鐞嗙瓑鍫�(ch菐ng)鏅�銆傚叾閲囩敤20nm鍒剁▼宸ヨ棟锛屾彁渚涘挤(qi谩ng)澶х殑淇¤櫉(h脿o)铏曠悊鑳藉姏鍜岄潏娲荤殑鏋舵(g貌u)瑷�(sh猫)瑷�(j矛)锛岃兘澶犳豢瓒冲悇绋京(f霉)闆滄噳(y墨ng)鐢ㄩ渶姹�銆�
銆€銆€瑭插瀷铏�(h脿o)鏀寔璞愬瘜鐨勫瑷�(sh猫)鎺ュ彛锛屽苟鍏锋湁澶у閲忛倧杓硣婧愬拰DSP Slice锛屽彲浠ュ(sh铆)鐝�(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆�

鍙冩暩(sh霉)

灏佽锛欶BGA1924
銆€銆€閭忚集鍠厓鏁�(sh霉)锛�35K
銆€銆€RAM瀹归噺锛�4.7Mb
銆€銆€DSP Slice鏁�(sh霉)閲忥細2280
銆€銆€I/O寮曡叧鏁�(sh霉)锛�900
銆€銆€閰嶇疆妯″紡锛歋electMAP, JTAG
銆€銆€宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
銆€銆€渚涢浕闆诲锛�1.0V 鏍稿績锛�1.8V 閭婄晫

鐗规€�

XCKU035-1FBVA900I鍏峰倷楂樺害闈堟椿鐨勬灦妲�(g貌u)瑷�(sh猫)瑷�(j矛)锛屽寘鍚ぇ閲忓彲绶ㄧ▼閭忚集濉婏紙CLB锛�銆佸垎甯冨紡RAM浠ュ強Block RAM璩囨簮锛屽悓鏅�(sh铆)闆嗘垚浜嗗皥鐢―SP妯″鐢ㄤ簬鍔犻€熶箻娉曠疮鍔犻亱(y霉n)绠�銆俇ltraScale鏋舵(g貌u)閫氶亷鏀归€�(j矛n)浜掗€ｆ晥鐜囧拰鏅�(sh铆)閻樼恫(w菐ng)绲�(lu貌)鎬ц兘锛岀⒑淇濅簡鏇撮珮鏁堢殑璩囨簮鍒╃敤鐜囧拰鏇翠綆鐨勫欢閬层€�
銆€銆€姝ゅ锛岄€欐FPGA鏀寔楂橀€熸敹鐧�(f膩)鍣紙GTH/GTY锛�锛屽偝杓搁€熺巼鏈€楂樺彲閬�(d谩)32.75Gbps锛岄仼鍚堥渶瑕佹サ楂樻暩(sh霉)鎿�(j霉)鍚炲悙閲忕殑鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅�銆傚湪鍔熻€楃鐞嗘柟闈�锛屽畠閲囩敤浜嗗嫊(d貌ng)鎱�(t脿i)鍔熻€楄(di脿o)绡€(ji茅)鎶€琛�(sh霉)浠ラ仼鎳�(y墨ng)涓嶅悓鐨勫伐浣滆矤(f霉)杓夐渶姹�銆�
銆€銆€瀹夊叏鐗规€т篃鏄叾浜粸(di菐n)涔嬩竴锛屽寘鎷珹ES鍔犲瘑銆丼HA-256鍝堝笇绠楁硶鏀寔浠ュ強宸垎鍔熺巼鍒嗘瀽锛圖PA锛夐槻璀�(h霉)鎺柦锛屼繚闅滀簡鏁忔劅淇℃伅鐨勫畨鍏ㄦ€�銆�

鎳�(y墨ng)鐢�

XCKU035-1FBVA900I寤ｆ硾鎳�(y墨ng)鐢ㄤ簬閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂介牁(l菒ng)鍩�锛屽鐒＄窔鍩虹珯涓殑鍩哄付铏曠悊鍠厓銆佸厜鍌宠几缍�(w菐ng)绲�(lu貌)涓殑绶氳矾鍗¤ō(sh猫)瑷�(j矛)绛夈€傚湪宸ユキ(y猫)鑷嫊(d貌ng)鍖栦腑锛屽畠鍙互浣滅偤鏍稿績鎺у埗鍣ㄥ畬鎴愬京(f霉)闆滅殑閬�(y霉n)鍕�(d貌ng)鎺у埗鍜屽(sh铆)鏅�(sh铆)鏁�(sh霉)鎿�(j霉)閲囬泦浠诲嫏(w霉)銆�
銆€銆€姝ゅ锛屽湪鑸┖鑸ぉ鑸囧湅闃查牁(l菒ng)鍩�锛岄€欐FPGA琚敤渚嗗(sh铆)鐝�(xi脿n)闆烽仈(d谩)淇¤櫉(h脿o)铏曠悊銆佸湒鍍忚瓨(sh铆)鍒ョ瓑鍔熻兘銆傚皪(du矛)浜庨啱(y墨)鐧傝ō(sh猫)鍌欏埗閫犲晢鑰岃█锛屽畠涔熼仼鐢ㄤ簬瓒呰伈娉㈡垚鍍忕郴绲�(t菕ng)鍜屽叾浠栫簿瀵嗗剙鍣ㄧ殑闁嬬櫦(f膩)銆�