鍨嬭櫉(h脿o)锛歑CVU065-H1FFVC1517E
銆�銆�宸ヨ棟绡�(ji茅)榛�(di菐n)锛�16nm
銆�銆�閭忚集鍠�鍏冩��(sh霉)锛氱磩65钀�(w脿n)鍊�(g猫)
銆�銆�DSP Slice鏁�(sh霉)閲忥細4080鍊�(g猫)
銆�銆�Block RAM瀹归噺锛�32.2Mb
銆�銆�UltraRAM瀹归噺锛�28.8Mb
銆�銆�涓茶�屾敹鐧�(f膩)鍣ㄩ�熺巼锛氭渶楂�32.75Gbps
銆�銆�I/O Bank鏁�(sh霉)閲忥細56鍊�(g猫)
銆�銆�宸ヤ綔婧�搴﹁寖鍦嶏��-40掳C鑷�+100掳C
銆�銆�灏佽�濆舰寮忥細FFVC1517E

XCVU065-H1FFVC1517E閲囩敤鍏堥��(j矛n)鐨凢inFET鍒剁▼锛岃兘澶犻’钁楅檷浣庡姛鑰楀苟鎻愰珮鎬ц兘銆傚叾鍏�(n猫i)缃�澶ч噺閭忚集鍠�鍏冨拰灏堢敤鏁�(sh霉)瀛椾俊铏�(h脿o)铏曠悊鍣�(DSP) slice锛岄潪甯搁仼鍚堢敤浜庡京(f霉)闆滅殑鏁�(sh霉)瀛�(xu茅)閬�(y霉n)绠楀拰绠楁硶瀵�(sh铆)鐝�(xi脿n)銆�
銆�銆�瑭插櫒浠舵彁渚涗簡澶氶仈(d谩)鏁�(sh霉)鍗僊b鐨勭墖涓婂瓨鍎�(ch菙)鍣ㄨ硣婧�(Block RAM鍜孶ltraRAM)锛岄�欎娇鍏惰兘澶犲湪鏈�鍦颁繚瀛樺ぇ閲忔��(sh霉)鎿�(j霉)鎴栬嚚鏅�(sh铆)瑷�(j矛)绠楃祼(ji茅)鏋�锛屽緸鑰屾笡灏戝皪(du矛)澶栭儴瀛樺劜(ch菙)鍣ㄧ殑渚濊炒銆�
銆�銆�楂橀�熶覆琛屾敹鐧�(f膩)鍣ㄥ彲浠ユ豢瓒崇暥(d膩ng)浠婃渶鑻涘埢鐨勬暩(sh霉)鎿�(j霉)鍌宠几闇�姹�锛屾敮鎸佸寘鎷琍CIe Gen4銆�100GbE鍦ㄥ収(n猫i)鐨勫�氱ó涓绘祦閫氫俊鍗�(xi茅)璀�銆�
銆�銆�FPGA鍏�(n猫i)閮ㄧ殑浜掗�ｇ煩闄ｉ潪甯搁潏娲伙紝鐢ㄦ埗鍙�浠ユ牴鎿�(j霉)鍏烽珨鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅�鍎�(y艒u)鍖栬硣婧愰厤缃�銆傚悓鏅�(sh铆)锛孹ilinx閭勭偤閫欐�剧��(ch菐n)鍝侀厤濂椾簡瀹屾暣鐨勯枊鐧�(f膩)宸ュ叿閺堬紙濡俈ivado锛�锛屽公鍔╁伐绋嬪斧蹇�閫熷畬鎴愯ō(sh猫)瑷�(j矛)娴佺▼銆�
銆�銆�鍦ㄥ彲闈犳�ф柟闈�锛岃┎娆綟PGA鏀�鎸侀儴鍒嗗��(d貌ng)鎱�(t脿i)閲嶆��(g貌u)(Partial Reconfiguration)锛屽厑瑷卞湪涓嶄腑鏂风郴绲�(t菕ng)閬�(y霉n)琛岀殑鎯呮硜涓嬫洿鏂版煇浜涘崁(q奴)鍩熺殑鍔熻兘锛岄�欏皪(du矛)浜庨渶瑕侀暦(zh菐ng)鏈熺┅(w臎n)瀹氬伐浣滅殑瑷�(sh猫)鍌欏挨鐐洪噸瑕�銆�

XCVU065-H1FFVC1517E寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬��(g猫)楂樼�戞妧闋�(l菒ng)鍩燂細
銆�銆�1. 閫氫俊琛屾キ(y猫) - 鎻愪緵涓嬩竴浠ｇ劇(w煤)绶氬熀绔欑殑鏍稿績铏曠悊鑳藉姏锛屼緥濡�5G NR Massive MIMO銆�
銆�銆�2. 鏁�(sh霉)鎿�(j霉)涓�蹇� - 瀵�(sh铆)鐝�(xi脿n)浣庡欢閬茬恫(w菐ng)绲�(lu貌)鍖呰檿鐞嗗強姗�(j墨)鍣ㄥ��(xu茅)缈�(x铆)鎺ㄧ悊鍔犻�熴��
銆�銆�3. 瑕栭牷铏曠悊 - 楂樻竻鍦栧儚绶ㄧ⒓瑙ｇ⒓銆佸��(sh铆)鏅�(sh铆)娴佸獟楂斿垎鏋愩��
銆�銆�4. 閱�(y墨)鐧傝ō(sh猫)鍌� - 寰�(f霉)闆滀俊铏�(h脿o)閲囬泦鑸囪檿鐞�锛屽�傝秴鑱叉尝鎴愬��銆�
銆�銆�5. 姹借粖闆诲瓙 - 鑷�鍕�(d貌ng)椐曢�涙劅鐭ヨ瀺鍚堛�侀珮绱�(j铆)椐曢�涜紨鍔╃郴绲�(t菕ng)(ADAS)銆�
銆�銆�6. 宸ユキ(y猫)鎺у埗 - 瀵�(sh铆)鏅�(sh铆)閬�(y霉n)鍕�(d貌ng)鎺у埗鍜屽伐寤犺嚜鍕�(d貌ng)鍖栬В姹烘柟妗�銆�
銆�銆�鐢变簬鍏跺崜瓒婄殑鎬ц兘鍜岄潏娲绘��锛岄�欐�綟PGA骞句箮鍙�浠ュ嫕浠讳换浣曢渶瑕佸ぇ瑕�(gu墨)妯″苟琛岃▓(j矛)绠楃殑浠诲嫏(w霉)鍫�(ch菐ng)鏅�銆�

XCVU095-2FFVB2104E
銆�銆�XCVU13P-2FFVC1517E
銆�銆�XCVU33P-2FFVC1517E