XCVU095-2FFVA1760E 鏅傞枔锛�2025/5/7 18:42:04 闁辫畝锛�23

XCVU095-2FFVA1760E鏄疿ilinx鍏徃鐢熺敘(ch菐n)鐨刅irtex UltraScale绯诲垪FPGA鑺墖銆傝┎绯诲垪鑺墖灏堢偤楂樻€ц兘瑷堢畻銆佺恫(w菐ng)绲�(lu貌)铏曠悊鍜屾暩(sh霉)鎿�(j霉)涓績鍔犻€熺瓑鎳�(y墨ng)鐢ㄨ€岃ō(sh猫)瑷�锛屽叿鍌欓珮閭忚集瀵嗗害銆佽睈瀵岀殑I/O璩囨簮鍜屽挤澶х殑鍙法绋嬭兘鍔涖€�
銆€銆€瑭插瀷铏熶腑鐨�'XCVU095'琛ㄧず灞簬Virtex UltraScale绯诲垪涓斿叿鏈夌磩95钀€嬮倧杓柈鍏�锛�'-2'浠ｈ〃閫熷害绛夌礆锛�'FFVA1760'琛ㄧず灏佽椤炲瀷鐐篎FGA锛團lip Chip Fine Pitch Ball Grid Array锛�锛屽昂瀵哥偤484x484姣背锛屽紩鑵虫暩(sh霉)鐐�1760鍊�锛屾渶鍚庣殑'E'琛ㄧず绗﹀悎鐗瑰畾鍟嗘キ(y猫)鎴栧伐妤�(y猫)妯�(bi膩o)婧�(zh菙n)銆�

鍙冩暩(sh霉)

宸ヨ棟锛�16nm
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱�95钀�
銆€銆€RAM瀹归噺锛�32MB
銆€銆€DSP Slice鏁�(sh霉)閲忥細5880
銆€銆€I/O寮曡叧鏁�(sh霉)锛�1760
銆€銆€宸ヤ綔闆诲锛�0.9V鏍稿績闆诲锛�1.0V I/O闆诲
銆€銆€閫熷害绛夌礆锛�-2锛堣純楂樻€ц兘绱氬垾锛�
銆€銆€灏佽椤炲瀷锛欶FGA锛團lip Chip Fine Pitch Ball Grid Array锛�

鐗规€�

XCVU095-2FFVA1760E鍏锋湁闈炲父楂樼殑閭忚集瀵嗗害鍜岄潏娲绘€�锛岄仼鐢ㄤ簬闇€瑕佸京(f霉)闆滅畻娉曡檿鐞嗙殑鎳�(y墨ng)鐢ㄥ牬鏅�銆傚叾鍏�(n猫i)缃殑澶ц(gu墨)妯AM濉婂拰DSP Slice浣垮叾鑳藉鏀寔楂樻€ц兘鏁�(sh霉)瀛椾俊铏熻檿鐞嗕换鍕�(w霉)銆�
銆€銆€瀹冮倓鎻愪緵璞愬瘜鐨勫瑷�(sh猫)鎺ュ彛鏀寔锛屽寘鎷珮閫熶覆琛屾敹鐧�(f膩)鍣紙鏈€楂樺彲閬�32Gbps锛�銆丳CIe Gen3/Gen4鎺у埗鍣ㄥ拰浠ュお缍�(w菐ng)MAC妯″绛�銆傞€欎簺鍔熻兘浣垮緱瑭茶姱鐗囬潪甯搁仼鍚堢敤浜庨€氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佽闋昏檿鐞�銆侀啱(y墨)鐧傛垚鍍忎互鍙婅埅绌鸿埅澶╄垏鍦嬮槻绛夐牁(l菒ng)鍩熴€�
銆€銆€姝ゅ锛岄€欐FPGA鏀寔閮ㄥ垎閲嶆柊閰嶇疆鎶€琛�(sh霉)锛屽厑瑷卞湪閬嬭鏅傚嫊鎱�(t脿i)鍔犺級涓嶅悓鍔熻兘妯″锛屽緸鑰屽劒(y艒u)鍖栫郴绲�(t菕ng)璩囨簮鍒╃敤骞堕檷浣庡姛鑰椼€�

鎳�(y墨ng)鐢�

XCVU095-2FFVA1760E寤ｆ硾鎳�(y墨ng)鐢ㄤ簬鍚勭ó楂樻€ц兘瑷堢畻闋�(l菒ng)鍩�锛屼緥濡傦細
銆€銆€1. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鐢ㄤ簬鏁�(sh霉)鎿�(j霉)搴煡瑭㈠姞閫�銆佹鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊銆佹暩(sh霉)鎿�(j霉)澹撶府瑙ｅ绺瓑鍔熻兘銆�
銆€銆€2. 缍�(w菐ng)绲�(lu貌)铏曠悊锛氬鐝�(xi脿n)寰�(f霉)闆滅殑璺敱閬告搰绠楁硶銆佹祦閲忕鐞嗕互鍙婄恫(w菐ng)绲�(lu貌)瀹夊叏鍔熻兘銆�
銆€銆€3. 瑕栭牷铏曠悊锛氬鏅傚湒鍍忓寮枫€佽闋荤法纰艰В纰间互鍙婅▓绠楁瑕栬鍒嗘瀽銆�
銆€銆€4. 閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂斤細鏀寔5G鍩虹珯涓殑澶ц(gu墨)妯IMO閬嬬畻銆佸墠鍌�/鍥炲偝閺堣矾鍗�(xi茅)璀版＇瀵︾従(xi脿n)绛�銆�
銆€銆€5. 閱�(y墨)鐧傝ō(sh猫)鍌欙細蹇€熷倕閲岃憠璁婃彌(FFT)銆佸嵎绌嶇缍�(j墨ng)缍�(w菐ng)绲�(lu貌)(CNN)鍔犻€熺瓑閱�(y墨)瀛�(xu茅)褰卞儚鍚庣铏曠悊浠诲嫏(w霉)銆�
銆€銆€6. 鑸┖鑸ぉ鑸囧湅闃诧細闆烽仈淇¤櫉铏曠悊銆佽(w猫i)鏄熼€氫俊瑾�(di脿o)鍒惰В瑾�(di脿o)绛夐棞(gu膩n)閸典换鍕�(w霉)銆�