XCVU29P-L2FSGA2577E 鏅�(sh铆)闁擄細2025/5/8 15:18:45 闁辫畝锛�28

XCVU29P-L2FSGA2577E 鏄敱 Xilinx 鍏徃鐢熺敘(ch菐n)鐨勯珮鎬ц兘 FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄ｅ垪锛夎姱鐗�锛屽爆浜� Virtex UltraScale+ 绯诲垪銆傝┎绯诲垪鍣ㄤ欢閲囩敤浜嗗厛閫�(j矛n)鐨� FinFET 宸ヨ棟鎶€琛�(sh霉)锛岃兘澶犳彁渚涘崜瓒婄殑鎬ц兘銆佷綆鍔熻€楀拰楂橀倧杓瘑搴�銆俋CVU29P 涓昏闈㈠悜楂樼鎳�(y墨ng)鐢ㄩ牁(l菒ng)鍩�锛屼緥濡傞€氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佹暩(sh霉)鎿�(j霉)涓績鍔犻€熴€佸湒鍍忚檿鐞�銆佷汉宸ユ櫤鑳芥帹鐞嗙瓑銆�
銆€銆€姝ゅ瀷铏�(h脿o)涓殑 'XCVU29P' 琛ㄧず鍏烽珨鐨� FPGA 鍣ㄤ欢椤炲瀷锛屽叾涓寘鍚� 290K 鐨勯倧杓柈鍏�锛�'L2' 琛ㄧず閫熷害绛夌礆(j铆)锛�'FSGA2577' 琛ㄧず灏佽褰㈠紡鐐� FSGA锛屽紩鑵虫暩(sh霉)鐐� 2577锛�'E' 琛ㄧず鍟嗘キ(y猫)绱�(j铆)宸ヤ綔婧害鑼冨湇銆�

鍙冩暩(sh霉)

閭忚集鍠厓锛�290K
銆€銆€瀛樺劜(ch菙)鍣ㄨ硣婧愶細114Mb
銆€銆€DSP Slice锛�3600
銆€銆€閰嶇疆闁冨瓨锛氫笉闆嗘垚
銆€銆€I/O 鏁�(sh霉)閲忥細1728
銆€銆€渚涢浕闆诲锛�0.85V 鏍稿績锛�1.0V 杓斿姪
銆€銆€宸ヤ綔婧害鑼冨湇锛�0掳C 鑷� 85掳C
銆€銆€灏佽褰㈠紡锛欶SGA2577
銆€銆€閫熷害绛夌礆(j铆)锛歀2

鐗规€�

XCVU29P-L2FSGA2577E 鎻愪緵浜嗗绋厛閫�(j矛n)鐗规€т互婊胯冻鐝�(xi脿n)浠ｅ京(f霉)闆滅郴绲�(t菕ng)鐨勯渶姹傘€傚叾鏀寔楂橀€熶覆琛屾敹鐧�(f膩)鍣�锛岄€熺巼鍙仈(d谩) 32.75Gbps锛岄仼鐢ㄤ簬楂樺付瀵暩(sh霉)鎿�(j霉)鍌宠几鍫�(ch菐ng)鏅€�
銆€銆€鑺墖鍏�(n猫i)缃ぇ閲忕殑 DSP 鍠厓锛屼娇寰楀畠闈炲父閬╁悎閫�(j矛n)琛屾暩(sh霉)瀛椾俊铏�(h脿o)铏曠悊浠诲嫏(w霉)銆傛澶�锛岄倓闆嗘垚浜嗗ぇ瀹归噺鐨勭墖涓婂瓨鍎�(ch菙)鍣ㄨ硣婧�锛屽寘鎷� Block RAM 鍜屽垎甯冨紡 RAM锛屽寮�(qi谩ng)浜嗚ō(sh猫)瑷�(j矛)闈堟椿鎬�銆�
銆€銆€灏�(du矛)浜庨渶瑕佺‖浠跺畨鍏ㄧ殑鎳�(y墨ng)鐢ㄥ牬(ch菐ng)鏅�锛岃┎鍣ㄤ欢鏀寔 AES-256 鍔犲瘑浠ュ強 SHA-256 瑾�(r猫n)璀夋(j墨)鍒朵締淇濊(h霉) IP 鍜岄厤缃暩(sh霉)鎿�(j霉)鐨勫畨鍏ㄦ€�銆�
銆€銆€鍦ㄥ姛鑰楃鐞嗘柟闈紝閫氶亷浣跨敤 UltraScale+ 鏋舵(g貌u)鍜屽嫊(d貌ng)鎱�(t脿i)闆绘簮瑾�(di脿o)绡€(ji茅)鍔熻兘锛岀敤鎴跺彲浠ラ’钁楅檷浣庢暣楂斿姛鑰楁按骞炽€�
銆€銆€鏈€鍚�锛屽畠鍏煎澶氱ó閰嶇疆妯″紡锛屽寘鎷緸澶栫疆闁冨瓨鍟熷嫊(d貌ng)鎴栭€氶亷 JTAG 鎺ュ彛閫�(j矛n)琛岃(di脿o)瑭�銆�

鎳�(y墨ng)鐢�

瑭� FPGA 鑺墖寤ｆ硾鎳�(y墨ng)鐢ㄤ簬澶氬€�(g猫)闋�(l菒ng)鍩燂細
銆€銆€1. 鏁�(sh霉)鎿�(j霉)涓績鍔犻€燂細鐢ㄤ簬缍�(w菐ng)绲�(lu貌)鍖呰檿鐞�銆佹暩(sh霉)鎿�(j霉)鍒嗘瀽鍜屾(j墨)鍣ㄥ(xu茅)缈�(x铆)鎺ㄧ悊鍔犻€�銆�
銆€銆€2. 閫氫俊瑷�(sh猫)鍌欙細瀵�(sh铆)鐝�(xi脿n)鍩哄付铏曠悊銆佷俊铏�(h脿o)瑾�(di脿o)鍒惰В瑾�(di脿o)绛夊姛鑳�銆�
銆€銆€3. 瑕栭牷鑸囧湒鍍忚檿鐞嗭細鏀寔瀵�(sh铆)鏅�(sh铆)瑕栭牷绶ㄧ⒓瑙ｇ⒓鍙婂寮�(qi谩ng)銆�
銆€銆€4. 娓�(c猫)瑭︽脯(c猫)閲忓剙鍣細妲�(g貌u)寤洪珮鎬ц兘娓�(c猫)瑭﹀钩鑷�(t谩i)銆�
銆€銆€5. 閱�(y墨)鐧傛垚鍍忥細鐢ㄤ簬 CT銆丮RI 绛夐啱(y墨)鐧傝ō(sh猫)鍌欑殑鏁�(sh霉)鎿�(j霉)閲囬泦鍜岃檿鐞嗐€�
銆€銆€6. 宸ユキ(y猫)鑷嫊(d貌ng)鍖栨帶鍒讹細鍩�(zh铆)琛屽京(f霉)闆滅殑瀵�(sh铆)鏅�(sh铆)绠楁硶瑷�(j矛)绠�銆�