XCZU4EG-3FBVB900E 鏅傞枔锛�2025/5/27 9:41:09 闁辫畝锛�17

XCZU4EG-3FBVB900E 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Zynq UltraScale+ MPSoC 绯诲垪涓殑涓€娆鹃珮绔� FPGA 鑺墖銆傝┎绯诲垪铻嶅悎浜� ARM 铏曠悊绯荤当(t菕ng)鍜屽彲绶ㄧ▼閭忚集锛岄仼鐢ㄤ簬闇€瑕侀珮鎬ц兘瑷堢畻銆佸鏅傝檿鐞嗗拰浣庡姛鑰楃殑鎳�(y墨ng)鐢ㄥ牬鏅€俋CZU4EG 閰嶅倷鍥涙牳 ARM Cortex-A53 铏曠悊鍣ㄤ互鍙婇洐鏍� ARM Cortex-R5 瀵︽檪铏曠悊鍣�锛屾敮鎸佸绋帴鍙ｆ(bi膩o)婧�(zh菙n)鍜屽崝(xi茅)璀�锛屽苟鍏锋湁寮峰ぇ鐨勪俊铏熻檿鐞嗚兘鍔�銆�
銆€銆€姝ゅ瀷铏熶腑鐨勫叿楂斿弮鏁�(sh霉)鍖呮嫭锛� XCZU4EG 琛ㄧず鑺墖鐨勫叿楂旈厤缃瓑绱�锛� -3 琛ㄧず閫熷害绛夌礆锛� FBVB900E 琛ㄧず灏佽椤炲瀷鍜屽紩鑵虫暩(sh霉)锛�900 寮曡叧锛�銆�

鍙冩暩(sh霉)

宸ヨ棟鍒剁▼锛�16nm
銆€銆€鍏�(n猫i)鏍告暩(sh霉)閲忥細4鍊婣RM Cortex-A53 + 2鍊婣RM Cortex-R5
銆€銆€鐢ㄦ埗鍙敤閭忚集鍠厓锛氱磩81,440鍊�
銆€銆€DSP Slice鏁�(sh霉)閲忥細2,160鍊�
銆€銆€RAM璩囨簮锛氱磩4.5MB
銆€銆€鏈€澶у伐浣滈牷鐜囷細瓒呴亷700MHz
銆€銆€瀛樺劜鍣ㄦ帴鍙ｏ細鏀寔DDR4/LPDDR4
銆€銆€灏佽椤炲瀷锛欶BVB900E
銆€銆€閫熷害绛夌礆锛�-3

鐗规€�

XCZU4EG-3FBVB900E 鐨勪富瑕佺壒鎬у寘鎷細
銆€銆€1. 楂樺害闆嗘垚鐨勬灦妲�(g貌u)锛屽皣纭寲鐨凙RM铏曠悊鍣ㄨ垏FPGA閭忚集瀹岀編绲�(ji茅)鍚�銆�
銆€銆€2. 鏀寔澶氱ó閫氫俊鍗�(xi茅)璀板拰鎺ュ彛锛屼緥濡侾CIe Gen3銆乁SB 3.0銆丼ATA 鍜屽崈鍏嗕互澶恫(w菐ng)銆�
銆€銆€3. 鍏�(n猫i)缃闋荤法瑙ｇ⒓鍠厓 (VCU)锛屾敮鎸丠.264/H.265 瑕栭牷绶ㄧ⒓鍜岃В纰�銆�
銆€銆€4. 鎻愪緵闈堟椿鐨勫畨鍏ㄥ姛鑳斤紝濡侫ES鍔犲瘑銆丼HA鍝堝笇绠楁硶鍜屼綅娴佸姞瀵�銆�
銆€銆€5. 閲濆皪浣庡姛鑰楀劒(y艒u)鍖�锛岄仼鍚堝祵鍏ュ紡绯荤当(t菕ng)銆�
銆€銆€6. 鍙法绋嬮倧杓崁(q奴)鍩熻兘澶犳豢瓒冲畾鍒跺寲纭欢鍔犻€熼渶姹�銆�
銆€銆€閫欎簺鐗规€т娇寰楀畠闈炲父閬╁悎鎳�(y墨ng)鐢ㄤ簬宸ユキ(y猫)鎺у埗銆侀啱(y墨)鐧傝ō(sh猫)鍌�銆佹苯杌婇浕瀛愩€佺劇绶氶€氫俊鍜岃闋昏檿鐞嗙瓑闋�(l菒ng)鍩�銆�

鎳�(y墨ng)鐢�

XCZU4EG-3FBVB900E 寤ｆ硾鎳�(y墨ng)鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 宸ユキ(y猫)鑷嫊鍖栧拰姗熷櫒浜烘帶鍒讹紝鍒╃敤鍏堕珮鎬ц兘铏曠悊鍣ㄥ拰鍙法绋嬮倧杓鐝�(xi脿n)寰�(f霉)闆滄帶鍒剁畻娉�銆�
銆€銆€2. 閱�(y墨)鐧傛垚鍍忚ō(sh猫)鍌欙紝渚嬪瓒呰伈娉㈡鍣ㄥ拰CT鎺冩弿鍎€锛屾彁渚涘揩閫熸暩(sh霉)鎿�(j霉)閲囬泦鍜屽湒鍍忚檿鐞嗚兘鍔�銆�
銆€銆€3. 姹借粖椐曢杓斿姪绯荤当(t菕ng)锛圓DAS锛�锛岀敤浜庡偝鎰熷櫒铻嶅悎銆佽▓绠楁瑕栬鍜屽鏅傛焙绛栥€�
銆€銆€4. 鐒＄窔閫氫俊鍩虹(ch菙)瑷�(sh猫)鏂�锛屼緥濡傚皬鍨嬭渹绐╁熀绔欏拰姣背娉㈤浄閬旓紝鏀寔楂橀€熸暩(sh霉)鎿�(j霉)鍌宠几鍜屽崝(xi茅)璀拌檿鐞�銆�
銆€銆€5. 宓屽叆寮忚瑕虹郴绲�(t菕ng)锛屽寘鎷畨闃茬洠(ji膩n)鎺ф敐鍍忔鍜屾櫤鑳界祩绔ō(sh猫)鍌�銆�
銆€銆€6. 閭婄罚瑷堢畻骞宠嚭锛岀偤鐗╄伅(li谩n)缍�(w菐ng)绡€(ji茅)榛炴彁渚涙湰鍦版暩(sh霉)鎿�(j霉)铏曠悊鑳藉姏銆�