鏅傞枔锛�2025/4/27 14:00:32
闁辫畝锛�37
XQ6VLX240T-L1RF784I 鏄竴娆惧熀浜� Xilinx 鍏徃鐨� Virtex-6 绯诲垪 FPGA 鑺墖锛屽皥鐐洪珮鎬ц兘瑷堢畻銆侀�氫俊绯荤当(t菕ng)銆佷俊铏熻檿鐞嗗拰寰╅洔閭忚集鎺у埗鎳夌敤鑰岃ō瑷�銆傝┎鑺墖閲囩敤鍏堥�茬殑 40nm 宸ヨ棟鍒剁▼鍒堕��锛屽叿鏈夐珮瀵嗗害閭忚集璩囨簮銆侀珮閫熶覆琛岄�ｆ帴鑳藉姏鍜岃睈瀵岀殑宓屽叆寮忓瓨鍎插櫒鑸� DSP 妯″銆俋Q6VLX240T-L1RF784I 鎻愪緵浜嗗崜瓒婄殑鎬ц兘鍔熻�楁瘮锛岄仼鍚堥渶瑕侀珮鏁堟暩(sh霉)鎿�(j霉)铏曠悊鑳藉姏鐨勬噳鐢ㄥ牬鏅�銆�
銆�銆�姝ゅ瀷铏熷爆浜庤埅澶╃礆鐢�(ch菐n)鍝�锛屽叿鍌欐姉杓诲皠鐗规�э紙Rad-Tolerant锛�锛岄仼鐢ㄤ簬妤电鐠�(hu谩n)澧冧笅鐨勫彲闈犻亱琛岋紝渚嬪琛�(w猫i)鏄�銆佽埅澶╁櫒鍜屽叾浠栭珮鍙潬鎬ч渶姹傜殑闋樺煙銆�
绯诲垪锛歏irtex-6
銆�銆�FPGA閭忚集鍠厓鏁�(sh霉)锛氱磩24钀�
銆�銆�RAM瀹归噺锛氱磩11MB
銆�銆�DSP Slice鏁�(sh霉)閲忥細1920鍊�
銆�銆�I/O寮曡叧鏁�(sh霉)锛�768鍊�
銆�銆�宸ヤ綔闆诲锛�0.9V 鏍稿績锛�1.0V 杓斿姪锛�1.8FGG900
銆�銆�宸ヨ棟绡�(ji茅)榛烇細40nm
銆�銆�宸ヤ綔婧害鑼冨湇锛�-55掳C 鑷� +125掳C
XQ6VLX240T-L1RF784I 鐨勪富瑕佺壒鎬у寘鎷細
銆�銆�1. 楂樻�ц兘鏋舵鏀寔楂橀仈 733 MHz 鐨勬檪閻橀牷鐜�锛屾豢瓒冲鏅傛暩(sh霉)鎿�(j霉)铏曠悊鐨勯渶姹�銆�
銆�銆�2. 鍏х疆璞愬瘜鐨勭‖浠惰硣婧�锛屽寘鎷� Block RAM銆丏SP Slice 鍜屽垎甯冨紡 RAM锛屽彲鐢ㄤ簬瀵︾従(xi脿n)寰╅洔鐨勭畻娉曞拰淇¤櫉铏曠悊浠诲嫏銆�
銆�銆�3. 鏀寔澶氱ó楂橀�熸帴鍙ｆ婧�锛屽 PCIe Gen2銆佸崈鍏嗕互澶恫(w菐ng)鍜� Aurora锛屼究浜庢寤洪珮鎬ц兘浜掗�ｇ郴绲�(t菕ng)銆�
銆�銆�4. 宓屽叆浜嗗挤澶х殑 GTX 鏀剁櫦(f膩)鍣ㄦā濉�锛屽彲鎻愪緵楂橀仈 6.6 Gbps 鐨勪覆琛岄�ｆ帴閫熺巼銆�
銆�銆�5. 鎶楄蓟灏勫姞鍥鸿ō瑷堜娇鍏惰兘澶犲湪鎯″姡鐠�(hu谩n)澧冧笅闀锋湡绌�(w臎n)瀹氶亱琛岋紝鐗瑰垾閬╁悎澶┖鎺㈢储绛夐珮鍙潬鎬ф噳鐢ㄥ牬鏅�銆�
銆�銆�6. 鎻愪緵闈堟椿鐨勯厤缃伕闋�锛岀敤鎴跺彲浠ラ�氶亷 SPI 鎴� PROM 閫茶寮曞皫鍔犺級銆�
銆�銆�7. 鏀寔閮ㄥ垎閲嶆柊閰嶇疆鍔熻兘锛屽厑瑷卞湪閬嬭閬庣▼涓嫊鎱�(t脿i)瑾挎暣纭欢閭忚集锛屾彁楂樿硣婧愬埄鐢ㄧ巼銆�
XQ6VLX240T-L1RF784I 涓昏鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 鑸ぉ鑸囧湅闃诧細鐢ㄤ簬琛�(w猫i)鏄熼�氫俊銆侀浄閬旂郴绲�(t菕ng)鍜屽皫褰堝埗灏庣瓑闋樺煙銆�
銆�銆�2. 楂橀�熼�氫俊锛氶仼鐢ㄤ簬璺敱鍣�銆佷氦鎻涙鍜屽熀绔欎腑鐨勫崝(xi茅)璀拌檿鐞嗗拰鏁�(sh霉)鎿�(j霉)杞夌櫦(f膩)銆�
銆�銆�3. 閱�(y墨)鐧傝ō鍌欙細鏀寔瀵︽檪鎴愬儚鍜岄珮绱氳ê鏂峰姛鑳�銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栵細瀵︾従(xi脿n)寰╅洔鐨勬帶鍒堕倧杓拰閬嬪嫊鎺у埗銆�
銆�銆�5. 绉戝鐮旂┒锛氱敤浜庣矑瀛愮墿鐞嗗椹椼�佸ぉ鏂囪娓腑鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囧垎鏋�銆�
銆�銆�6. 楂樻�ц兘瑷堢畻锛氭彁渚涘苟琛岃▓绠楄兘鍔涳紝鍔犻�熺瀛镐豢鐪熷拰澶ф暩(sh霉)鎿�(j霉)铏曠悊銆�
XQ6VLX240T-3FFG1156I
銆�銆�XQ6VLX240T-2FFG1156I
