鏅傞枔锛�2025/4/28 15:48:24
闁辫畝锛�31
XC7K325T-3FBG900E鏄疿ilinx鍏徃鎺ㄥ嚭鐨凙rtix-7绯诲垪FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁�闄ｅ垪锛夎姱鐗囦腑鐨勪竴鍊嬪瀷铏�銆傝┎绯诲垪灞簬7绯诲垪FPGA鐨勪綆鍔熻�楀鏃�锛屼富瑕侀嚌灏嶄究鏀滃紡鍜屾墜鎸佽ō鍌�銆侀�氫俊鍩虹瑷柦銆佸唬鎾闋讳互鍙婂伐妤�(y猫)鑷嫊鍖栫瓑鎳夌敤闋樺煙銆侫rtix-7 FPGA閲囩敤28nm宸ヨ棟鎶�琛撳埗閫�锛屽叿鏈夐珮闆嗘垚搴�銆侀珮鎬ц兘鍜屼綆鍔熻�楃殑鐗归粸銆�
銆�銆�瑭插櫒浠舵彁渚涜睈瀵岀殑閭忚集璩囨簮銆佹暩(sh霉)瀛椾俊铏熻檿鐞嗭紙DSP锛夋ā濉娿�佸RAM浠ュ強I/O閰嶇疆閬搁爡锛岃兘澶犳豢瓒冲绋京闆滆ō瑷堢殑闇�姹�銆�
鍨嬭櫉锛歑C7K325T-3FBG900E
銆�銆�鍝佺墝锛歑ilinx
銆�銆�绯诲垪锛欰rtix-7
銆�銆�灏佽椤炲瀷锛欶BGA锛團ine-Pitch Ball Grid Array锛�
銆�銆�寮曡叧鏁�(sh霉)锛�900
銆�銆�閫熷害绛夌礆锛�-3
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細325,200
銆�銆�DSP Slice鏁�(sh霉)閲忥細840
銆�銆�Block RAM瀹归噺锛�16.5 Mb
銆�銆�閰嶇疆闁冨瓨鏀寔锛氫笉鍏х疆
銆�銆�I/O Bank鏁�(sh霉)閲忥細26
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +100掳C
XC7K325T-3FBG900E鏄竴娆鹃珮搴﹂潏娲荤殑FPGA锛屽叾涓昏鐗规�у寘鎷細
銆�銆�1. 閲囩敤28nm宸ヨ棟鍒剁▼锛屽叿鏈夋サ浣庣殑闈滄厠(t脿i)鍔熻�楀拰鍕曟厠(t脿i)鍔熻��锛岄仼鐢ㄤ簬灏嶅姛鑰楁晱鎰熺殑鎳夌敤鍫存櫙銆�
銆�銆�2. 闆嗘垚浜嗗ぇ閲忛倧杓柈鍏冨拰DSP Slice锛屽彲浠ラ珮鏁堝鐝�(xi脿n)寰╅洔鐨勭畻娉曞拰淇¤櫉铏曠悊鍔熻兘銆�
銆�銆�3. 鎻愪緵浜嗗閬�16.5Mb鐨勫祵鍏ュ紡瀛樺劜鍣ㄨ硣婧�锛屼究浜庡鐝�(xi脿n)鏁�(sh霉)鎿�(j霉)绶╁瓨鍜屽瓨鍎茬鐞�銆�
銆�銆�4. 鏀寔楂橀�熶覆琛屾敹鐧�(f膩)鍣�锛屽偝杓搁�熺巼楂橀仈6.6 Gbps锛岄仼鍚堥渶瑕侀珮甯跺鏁�(sh霉)鎿�(j霉)鍌宠几?sh霉)鍗楀埌y(t菕ng)銆�
銆�銆�5. 鍏х疆璞愬瘜鐨勫瑷帴鍙P鏍稿韩锛屽PCIe銆丏DR3鎺у埗鍣ㄧ瓑锛屾柟渚跨敤鎴跺揩閫熼枊鐧�(f膩)绯荤当(t菕ng)绱氳В姹烘柟妗�銆�
銆�銆�6. 鍏峰倷寮峰ぇ鐨勬檪閻樼鐞嗗拰闆绘簮绠＄悊鑳藉姏锛屾湁鍔╀簬鍎�(y艒u)鍖栫郴绲�(t菕ng)鐨勬�ц兘鑸囨晥鐜�銆�
銆�銆�7. 浣跨敤Vivado Design Suite閫茶闁嬬櫦(f膩)锛屾彁渚涗簡鍏堥�茬殑缍滃悎銆佸竷灞�甯冪窔鍜岄璀夊伐鍏�锛屽ぇ澶х府鐭簡瑷▓鍛ㄦ湡銆�
XC7K325T-3FBG900E寤ｆ硾鎳夌敤浜庝互涓嬮牁鍩燂細
銆�銆�1. 宸ユキ(y猫)鎺у埗锛氫緥濡傛鍣ㄤ汉鎺у埗銆佸伐寤犺嚜鍕曞寲瑷倷涓殑鏍稿績铏曠悊鍣�銆�
銆�銆�2. 閫氫俊瑷倷锛氬寘鎷劇绶氬熀绔�銆佸厜鍌宠几缍�(w菐ng)绲¤ō鍌欎腑鐨勬暩(sh霉)鎿�(j霉)铏曠悊妯″銆�
銆�銆�3. 閱�(y墨)鐧傞浕瀛愶細鐢ㄤ簬閱�(y墨)瀛告垚鍍忚ō鍌�銆佹偅鑰呯洠(ji膩n)璀峰剙鐨勬暩(sh霉)鎿�(j霉)閲囬泦鑸囪檿鐞�銆�
銆�銆�4. 姹借粖闆诲瓙锛氳嚜鍕曢椐涜紨鍔╃郴绲�(t菕ng)涓殑鍌虫劅鍣ㄨ瀺鍚堣垏姹虹瓥鍠厓銆�
銆�銆�5. 寤ｆ挱瑕栭牷锛氶珮娓�/瓒呴珮娓呰闋荤法纰艰В纰笺�佸湒鍍忚檿鐞嗙瓑浠诲嫏鐨勭悊鎯抽伕鎿�銆�
銆�銆�6. 绉戝鐮旂┒锛氱矑瀛愮墿鐞嗗椹椼�佸ぉ鏂囧瑙�娓瓑闋樺煙鐨勯珮鎬ц兘瑷堢畻骞宠嚭銆�
銆�銆�姝ゅ锛屽畠涔熷父琚敤浣滃師鍨嬮璀夊钩鑷�锛屽公鍔╅枊鐧�(f膩)鑰呮脯瑭SIC鎴朣oC瑷▓鏂规銆�
XC7K325T-2FBG900E
銆�銆�XC7K325T-1FBG900E
