鏅傞枔锛�2025/6/12 18:33:43
闁辫畝锛�6
XC7VX330T-1FFV1761I 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-7 绯诲垪 FPGA 鑺墖銆傝┎绯诲垪鑺墖涓昏閲濆皪楂樻�ц兘瑷堢畻銆侀�氫俊鍜屽祵鍏ュ紡铏曠悊绛夋噳鐢ㄩ牁鍩�锛屽叿鏈夐珮閭忚集瀵嗗害銆佽睈瀵岀殑 DSP 璩囨簮浠ュ強楂橀�熶覆琛屾帴鍙ｇ瓑鍔熻兘銆傞�欐 FPGA 閲囩敤鍏堥�茬殑 28nm 鍒剁▼宸ヨ棟锛岃兘澶犻’钁楅檷浣庡姛鑰楀苟鎻愰珮鎬ц兘銆�
銆�銆�Virtex-7 绯诲垪鐨� XC7VX330T 鎻愪緵浜嗚秴閬� 33 钀倧杓柈鍏冿紝鏀寔楂橀仈 900Gbps 鐨勫付瀵兘鍔�锛屽苟闆嗘垚浜嗗ぇ閲忓皥鐢ㄧ‖浠舵ā濉婁互婊胯冻涓嶅悓鍫存櫙闇�姹傘��
鍨嬭櫉锛歑C7VX330T-1FFV1761I
銆�銆�鍝佺墝锛歑ilinx
銆�銆�绯诲垪锛歏irtex-7
銆�銆�灏佽椤炲瀷锛欶FV1761
銆�銆�閫熷害绛夌礆锛�-1
銆�銆�I/O 鏁�(sh霉)閲忥細1728
銆�銆�閰嶇疆闁冨瓨锛氱劇鍏�(n猫i)缃�
銆�銆�鍏�(n猫i)鏍搁浕澹擄細1.0V
銆�銆�宸ヤ綔婧害鑼冨湇锛�-40掳C 鑷� +85掳C
銆�銆�鍒剁▼宸ヨ棟锛�28nm
銆�銆�閭忚集鍠厓鏁�(sh霉)閲忥細332,800
銆�銆�RAM 瀹归噺锛�22.4Mb
銆�銆�DSP Slice 鏁�(sh霉)閲忥細2160
XC7VX330T-1FFV1761I 鎿佹湁鍗撹秺鐨勬�ц兘琛ㄧ従(xi脿n)锛屽叾涓昏鐗归粸鍖呮嫭锛�
銆�銆�1. 楂樻�ц兘鏋舵(g貌u)锛氬熀浜� UltraScale 鏋舵(g貌u)瑷▓锛屽叿鍌欏挤澶х殑閭忚集閬嬬畻鑳藉姏鍜岄珮鏁堢殑璩囨簮鍒╃敤鐜�銆�
銆�銆�2. 楂橀�熸敹鐧�(f膩)鍣細闆嗘垚澶氶仈 72 鍊� GTX/GTH 鏀剁櫦(f膩)鍣�锛屾敮鎸侀�熺巼寰� 600Mbps 鍒� 13.1Gbps锛岄仼鐢ㄤ簬澶氱ó楂橀�熼�氫俊鍗�(xi茅)璀�銆�
銆�銆�3. 寮峰ぇ鐨� DSP 鍔熻兘锛氭瘡鍊� DSP Slice 鍙鐝�(xi脿n)楂橀仈 900MHz 鐨勪箻娉曠疮鍔犳搷浣滐紝閬╁悎淇¤櫉铏曠悊浠诲嫏銆�
銆�銆�4. 澶у閲忓瓨鍎插櫒锛氱墖涓婇泦鎴� Block RAM 鍜屽垎甯冨紡 RAM锛岀附瑷堝閲忛仈 22.4Mb锛岀敤浜庢暩(sh霉)鎿�(j霉)绶╁瓨鑸囩鐞嗐��
銆�銆�5. 鍙摯灞曟�э細鏀寔澶氶 FPGA 閫ｆ帴锛岄�氶亷 ChipSync 鎶�琛�(sh霉)瀵︾従(xi脿n)浣庡欢閬插悓姝ユ搷浣溿��
銆�銆�6. 浣庡姛鑰楁ā寮忥細鎻愪緵鍕曟厠(t脿i)鍔熻�楄(di脿o)绡�(ji茅)鍔熻兘锛屽湪杓曡級姊濅欢涓嬪彲澶у箙娓涘皯鑳借�椼��
瑭茶姱鐗囧唬娉涙噳鐢ㄤ簬浠ヤ笅闋樺煙锛�
銆�銆�1. 鏁�(sh霉)鎿�(j霉)涓績锛氱敤浜庢湇鍕欏櫒鍔犻�熷崱锛屾敮鎸佺恫(w菐ng)绲℃祦閲忓垎鏋愬強鏁�(sh霉)鎿�(j霉)澹撶府绛夊姛鑳�銆�
銆�銆�2. 閫氫俊瑷倷锛氬寘鎷熀绔欒檿鐞嗗柈鍏�銆佽矾鐢卞櫒鍜屼氦鎻涙绛夐渶瑕侀珮閫熸暩(sh霉)鎿�(j霉)鍌宠几?sh霉)鑶遍緤绋�?br>銆�銆�3. 閱�(y墨)鐧傚奖鍍忥細瀵︽檪鍦栧儚铏曠悊鍜岃ê鏂风郴绲�(t菕ng)涓殑鏍稿績铏曠悊鍣�銆�
銆�銆�4. 宸ユキ(y猫)鑷嫊鍖栵細寰╅洔鎺у埗绠楁硶鍩�(zh铆)琛屽拰姗熷櫒瑕栬瑙ｆ焙鏂规銆�
銆�銆�5. 鍦嬮槻瀹夊叏锛氶浄閬斾俊铏熻檿鐞�銆佸姞瀵嗚В瀵嗕互鍙婃櫤鑳界洠(ji膩n)鎺х郴绲�(t菕ng)闁嬬櫦(f膩)銆�
銆�銆�姝ゅ锛屽畠涔熼仼鍚堢鐮斿椹楀钩鑷烘惌寤轰互鍙婂悇椤炲師鍨嬮璀夐爡鐩�銆�
XC7VX485T-1FFG1761I
銆�銆�XC7VX415T-1FFG1157I
銆�銆�XC7VX410T-1FFG1157I
