XC6VSX475T-2FF1156C 鏅傞枔锛�2025/5/8 19:43:26 闁辫畝锛�30

XC6VSX475T-2FF1156C 鏄� Xilinx 鍏徃鎺ㄥ嚭鐨� Virtex-6 绯诲垪 FPGA 鑺墖锛屽爆浜庨珮鎬ц兘銆侀珮瀵嗗害鐨� FPGA 鍣ㄤ欢銆傝┎绯诲垪鑺墖寤ｆ硾鎳�(y墨ng)鐢ㄤ簬楂樼淇¤櫉铏曠悊銆侀€氫俊鍩虹(ch菙)瑷�(sh猫)鏂�銆佽埅绌鸿埅澶╄垏鍦嬮槻銆侀啱(y墨)鐧傛垚鍍忎互鍙婃脯瑭︽脯閲忕瓑闋�(l菒ng)鍩�銆�
銆€銆€姝ゅ瀷铏熼噰鐢� 40nm 宸ヨ棟鍒堕€�锛屽叿鍌欒睈瀵岀殑閭忚集璩囨簮鍜岄珮鎬ц兘鐨� DSP 妯″锛屾敮鎸侀珮閫熶覆琛屾敹鐧�(f膩)鍣紝鑳藉婊胯冻澶氱ó寰�(f霉)闆滅郴绲�(t菕ng)瑷�(sh猫)瑷堢殑闇€姹�銆�

鍙冩暩(sh霉)

鍣ㄤ欢椤炲瀷锛欶PGA
銆€銆€绯诲垪锛歏irtex-6
銆€銆€鍨嬭櫉锛歑C6VSX475T-2FF1156C
銆€銆€灏佽锛欶FG1156 (1156 寮曡叧)
銆€銆€閫熷害绛夌礆锛�-2
銆€銆€閰嶇疆妯″紡锛歋electMAP, Master SPI, Slave SPI
銆€銆€閭忚集鍠厓鏁�(sh霉)閲忥細绱� 475K
銆€銆€DSP Slice 鏁�(sh霉)閲忥細1920
銆€銆€RAM 璩囨簮锛氱磩 12.8Mb
銆€銆€涓茶鏀剁櫦(f膩)鍣ㄩ€熺巼锛氭渶澶ф敮鎸� 11.18Gbps
銆€銆€I/O 鏁�(sh霉)閲忥細鏈€澶� 840
銆€銆€宸ヤ綔婧害鑼冨湇锛氬晢妤�(y猫)绱氾紙0掳C 鑷� 85掳C锛�
銆€銆€宸ヨ棟鍒剁▼锛�40nm

鐗规€�

XC6VSX475T-2FF1156C 鎻愪緵浜嗘サ楂樼殑閭忚集瀵嗗害鍜屽挤澶х殑鎬ц兘锛岄仼鐢ㄤ簬闇€瑕佸ぇ瑕�(gu墨)妯℃暩(sh霉)鎿�(j霉)铏曠悊鐨勬噳(y墨ng)鐢ㄥ牬鏅�銆傚畠鍏�(n猫i)缃簡璞愬瘜鐨� DSP Slice锛屽彲鐢ㄤ簬瀵︾従(xi脿n)寰�(f霉)闆滅殑鏁�(sh霉)瀛椾俊铏熻檿鐞嗙畻娉�銆傚悓鏅�锛屽叾楂橀€熶覆琛屾敹鐧�(f膩)鍣ㄦ敮鎸佸绋崝(xi茅)璀帮紝濡� PCIe Gen2銆丆PRI 鍜� 10GbE 绛夛紝鍙豢瓒崇従(xi脿n)浠ｉ€氫俊绯荤当(t菕ng)鐨勫付瀵渶姹�銆�
銆€銆€姝ゅ锛岃┎鑺墖閭勯泦鎴愪簡澶у閲忕殑宓屽叆寮忓瓨鍎插櫒锛屾敮鎸侀潏娲荤殑鍏�(n猫i)瀛橀厤缃柟妗堛€傜敤鎴跺彲浠ュ埄鐢ㄩ€欎簺璩囨簮妲�(g貌u)寤哄悇绋京(f霉)闆滃姛鑳芥ā濉�锛屼緥濡傚湒鍍忚檿鐞嗗紩鎿�銆佽闋荤法瑙ｇ⒓鍣ㄦ垨闆烽仈淇¤櫉铏曠悊鍣ㄧ瓑銆�
銆€銆€Virtex-6 绯诲垪閭勬敮鎸佸绋厤缃ā寮�锛屽寘鎷緸澶栭儴瀛樺劜鍣ㄥ姞杓夐厤缃枃浠舵垨閫氶亷 JTAG 鎺ュ彛閫茶绶ㄧ▼锛岀偤闁嬬櫦(f膩)鎻愪緵浜嗘サ澶х殑渚垮埄鎬�銆�
銆€銆€鐢变簬閲囩敤浜嗗厛閫茬殑 40nm 宸ヨ棟鎶€琛�(sh霉)锛岄€欐 FPGA 鍦ㄥ姛鑰楁帶鍒舵柟闈㈣〃鐝�(xi脿n)鍑鸿壊锛岃兘澶犲湪淇濊瓑楂樻€ц兘鐨勫悓鏅傞檷浣庤兘婧愭秷鑰椼€�

鎳�(y墨ng)鐢�

XC6VSX475T-2FF1156C 涓昏鐢ㄤ簬浠ヤ笅闋�(l菒ng)鍩燂細
銆€銆€1. 楂橀€熼€氫俊瑷�(sh猫)鍌欙細濡傝矾鐢卞櫒銆佷氦鎻涙銆佸熀绔欑瓑銆�
銆€銆€2. 鏁�(sh霉)鎿�(j霉)涓績鑸囦簯瑷堢畻锛氱敤浜庡姞閫熻▓绠椾换鍕�(w霉)鎴�?q奴)宕縁(xi脿n)缍�(w菐ng)绲�(lu貌)铏涙摤鍖栧姛鑳姐€�
銆€銆€3. 閱�(y墨)鐧傚奖鍍忚ō(sh猫)鍌欙細濡� CT 鎺冩弿鍎€銆佽秴鑱叉尝瑷烘柗鍎€鍣ㄤ腑鐨勫湒鍍忚檿鐞嗛儴鍒�銆�
銆€銆€4. 杌嶄簨鑸囪埅澶╋細闆烽仈绯荤当(t菕ng)銆佽(w猫i)鏄熼€氫俊鍙婂皫(d菐o)鑸ō(sh猫)鍌�銆�
銆€銆€5. 宸ユキ(y猫)鑷嫊鍖栵細閬嬪嫊鎺у埗銆佽瑕烘娓郴绲�(t菕ng)銆�
銆€銆€6. 绉戝(xu茅)鐮旂┒锛氱矑瀛愮墿鐞嗗椹楁暩(sh霉)鎿�(j霉)鍒嗘瀽銆佸熀鍥犳脯搴忕瓑楂樻€ц兘瑷堢畻鍫存櫙銆�